Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > Bipolar (BJT) > Bipolar Transistor Arrays

Nexperia USA Inc. PMP4201V,115

Name: PMP4201V,115
Brand: Nexperia USA Inc.
SKU: PMP4201V,115
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PMP4201V,115

Manufacturer:: Nexperia USA Inc.

Category:: Bipolar Transistor Arrays

Package:: SOT-563, SOT-666

Datasheet:: PMP4201V,115.pdf

Description:: TRANS 2NPN 45V 100MA SOT-666

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:8,858

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PMP4201V from Nexperia is an NPN/NPN matched double transistor in SOT666 package, rated for 45 V V_CEO, 100 mA I_C, and featuring h_FE matching ratio ≥0.98 and V_BE mismatch ≤2 mV at 2 mA/5 V; used in precision current mirror and differential amplifier circuits requiring tight transistor pairing.

For engineers reviewing the PMP4201V datasheet, PMP4201V pinout, PMP4201V application, or PMP4201V equivalent, this page delivers verified electrical matching specs, thermal resistance (R_th(j-a) = 416 K/W per device), SOT666 terminal mapping, and direct alternatives for analog front-end design validation.

Technical Context

This dual NPN transistor integrates two fully isolated silicon die in a single ultra-small SOT666 package, enabling matched performance without external layout symmetry constraints. Its h_FE1/h_FE2 ratio ≥0.98 and V_BE1−V_BE2 ≤2 mV are measured under identical conditions (V_CE = 5 V, I_C = 2 mA, T_amb = 25 °C), ensuring predictable gain and offset behavior in high-accuracy analog topologies.

The device supports reflow soldering only on FR4 PCBs with standard footprint, delivering 300 mW total power dissipation at T_amb ≤25 °C and junction temperature up to 150 °C. Thermal resistance from junction to ambient is 416 K/W per device - lower than per-transistor value - confirming thermal coupling benefits of the monolithic dual-die construction.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CEO	45 V maximum collector-emitter voltage per transistor; defines safe operating voltage headroom in linear and switching applications.
I_C	100 mA continuous collector current per transistor; sets upper limit for bias and signal current handling capability.
h_FE matching	≥0.98 (h_FE1/h_FE2); ensures <2% gain mismatch between transistors, critical for current mirror accuracy.
V_BE mismatch	≤2 mV (\|V_BE1 − V_BE2\|); enables sub-millivolt input offset control in differential pairs and active loads.
f_T	100–250 MHz typical transition frequency; supports stable operation up to mid-VHF range in RF bias and small-signal amplification.
R_th(j-a)	416 K/W per device; reflects thermal performance of dual-die package on FR4 PCB, informing heatsinking and power derating decisions.
P_tot	300 mW total power dissipation per device at T_amb ≤25 °C; defines combined thermal budget for both transistors under DC or pulsed operation.

Pinout & Package

SOT666 plastic surface-mount package: 6-pin, 0.5 mm pitch, 1.6 mm × 1.2 mm × 0.55 mm body; designed for automated placement and reflow-only assembly on FR4 PCBs.

Pin/Terminal	Circuit Role	Design Meaning
1	B1	Base of transistor TR1; connects to control node in current mirror or differential pair input leg.
2	B2	Base of transistor TR2; referenced against B1 for matched biasing or differential drive.
3	C2	Collector of TR2; output node in current mirror sink or differential amplifier active load path.
4	E2	Emitter of TR2; common emitter node in differential pair or current mirror reference path.
5	E1	Emitter of TR1; symmetrical emitter connection enabling matched current division or feedback paths.
6	C1	Collector of TR1; primary output node in current mirror source or differential amplifier output leg.

Key Features

Feature	Design Value
Current gain matching	h_FE1/h_FE2 ≥ 0.98 ensures ≤2% gain error in mirrored current transfer, reducing static error in precision bias networks.
Base-emitter voltage matching	V_BE1−V_BE2 ≤ 2 mV minimizes input offset in differential amplifiers, supporting <10 µV effective input-referred offset at matched bias points.
Application-optimized pinout	Pin sequence (B1, B2, C2, E2, E1, C1) enables direct routing of differential base inputs and interleaved collector/emitter outputs without cross-layer vias in compact layouts.
Thermal coupling advantage	Per-device R_th(j-a) = 416 K/W (vs. 625 K/W per transistor) confirms improved heat sharing between matched dies, enhancing thermal tracking during dynamic operation.

Applications

Current Mirror

Differential Amplifier

Use Scenario: Precision current replication in analog sensor interfaces and DAC output stages where output current must track reference current within 0.5%.

IC Role / Device Role / Timing Role: Dual NPN acts as matched current source/sink pair, with TR1 as reference leg and TR2 as output leg.

Use Value: h_FE matching ≥0.98 and V_BE mismatch ≤2 mV directly limit current error to <0.8% across temperature and supply variations.

Use Scenario: Input stage of rail-to-rail op-amp or instrumentation amplifier requiring low input offset and high CMRR.

IC Role / Device Role / Timing Role: TR1 and TR2 form the core differential pair, with matched V_BE and h_FE minimizing first-order offset and gain imbalance.

Use Value: Sub-2 mV V_BE mismatch enables input offset voltages below 10 µV when combined with symmetric collector load design.

Active Load

Current Reference

Use Scenario: High-impedance active load in discrete transconductance amplifiers or folded-cascode stages where gain stability depends on transistor matching.

IC Role / Device Role / Timing Role: TR2 configured as diode-connected active load for TR1, leveraging internal matching to maintain constant transconductance ratio.

Use Value: Matched h_FE and V_BE ensure consistent g_m tracking between input and load devices, improving gain linearity over process and temperature.

Use Scenario: Two-terminal current reference in portable medical sensors or low-power IoT nodes requiring stable bias current independent of supply ripple.

IC Role / Device Role / Timing Role: TR1 biased as constant-current source, TR2 used as matched sensing element to regulate output via feedback to base.

Use Value: Tight V_BE matching enables <±0.1% current regulation accuracy without trimming, reducing component count in space-constrained designs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar matched NPN transistor applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
PMP4501V	NPN/NPN complement with identical SOT666 package but higher h_FE min (250 vs. 200) and looser h_FE matching (0.95 vs. 0.98).	Acceptable where tighter gain matching is not required; less suitable for sub-1% current mirror accuracy.	Select when higher minimum h_FE is prioritized over matching precision.
BCM847DS	Matched NPN pair in SOT363; lower V_CEO (45 V same), but wider V_BE mismatch (≤5 mV) and no published h_FE matching spec.	Functional in basic current mirrors but lacks guaranteed matching for high-accuracy differential amplifiers.	Choose only for cost-sensitive, non-critical matching applications where layout symmetry can compensate.

Compared with PMP4501V and BCM847DS, PMP4201V delivers superior h_FE matching (≥0.98) and tighter V_BE mismatch (≤2 mV), making it the only option qualified for <0.8% current mirror error and <10 µV input offset in production analog circuits.

Availability

PMP4201V is available at Aetrix Electronics and suitable for precision analog design, sensor interface development, and industrial instrumentation requiring stable component supply with guaranteed matching performance across production lots.

Supply support for PMP4201V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert specializing in high-performance, reliable discrete and logic devices, with leadership in automotive-qualified and industrial-grade components.

PMP4201V belongs to Nexperia's matched transistor product line, engineered specifically for analog circuit designers needing factory-trimmed transistor pairs in ultra-small packages to eliminate layout-induced mismatches.

FAQ

Is PMP4201V automotive-qualified?

No. Per Nexperia's 2022 revision history, PMP4201V is explicitly designated as non-automotive qualified. It has not undergone AEC-Q101 stress testing or automotive-specific qualification, and its use in safety-critical vehicle systems is not supported or warranted by the manufacturer.

What is the recommended soldering method for PMP4201V?

Reflow soldering is the only recommended method. The datasheet prohibits wave or hand soldering due to thermal stress risks. Reflow profile must comply with JEDEC J-STD-020, and the device must be mounted on FR4 PCB with single-sided copper, tin-plated finish, and the exact footprint shown in Figure 12.

Can PMP4201V replace discrete SOT23 transistors in existing current mirror designs?

Yes, but only with layout revision. Its SOT666 pinout (B1,B2,C2,E2,E1,C1) differs from standard SOT23 placements; direct drop-in replacement is not possible. However, the matched performance eliminates need for manual selection or layout symmetry, improving yield and consistency.

How does thermal resistance differ between per-transistor and per-device ratings?

Per-transistor R_th(j-a) is 625 K/W; per-device is 416 K/W. This 33% reduction confirms thermal coupling between the two die inside the SOT666 package, meaning both transistors share heat more effectively than separate devices - critical for maintaining matching during dynamic thermal transients.

PMP4201V,115 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: SOT-563, SOT-666

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Transistor Type:: 2 NPN (Dual) Matched Pair

Current - Collector (Ic) (Max):: 100mA

Voltage - Collector Emitter Breakdown (Max):: 45V

Vce Saturation (Max) @ Ib, Ic:: 400mV @ 5mA, 100mA

Current - Collector Cutoff (Max):: 15nA (ICBO)

DC Current Gain (hFE) (Min) @ Ic, Vce:: 200 @ 2mA, 5V

Power - Max:: 300mW

Frequency - Transition:: 250MHz

Operating Temperature:: 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-666

PMP4201V,115 FAQ

1.How can I place an order for PMP4201V,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for PMP4201V,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PMP4201V,115 reliable?

The price and inventory of PMP4201V,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PMP4201V,115 is usually 5 days.

3.What payment methods are accepted for PMP4201V,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PMP4201V,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PMP4201V,115?

PMP4201V,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PMP4201V,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PMP4201V,115?

For technical support, including PMP4201V,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PMP4201V,115 requirements.

6.How does Aetrix verify that PMP4201V,115 is sourced from the original manufacturer or authorized distributors?

All PMP4201V,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PMP4201V,115 meets industry standards.

7.What is the process for return or replacement of PMP4201V,115?

All PMP4201V,115 units undergo pre-shipment inspection (PSI). If there is an issue with PMP4201V,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PMP4201V,115 part is unused and in its original packaging.

Return procedure for PMP4201V,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…