Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > Bipolar (BJT) > Bipolar Transistor Arrays

Nexperia USA Inc. PMP4501V,115

Name: PMP4501V,115
Brand: Nexperia USA Inc.
SKU: PMP4501V,115
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PMP4501V,115

Manufacturer:: Nexperia USA Inc.

Category:: Bipolar Transistor Arrays

Package:: SOT-563, SOT-666

Datasheet:: PMP4501V,115.pdf

Description:: TRANS 2NPN 45V 100MA SOT-666

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,865

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PMP4501V from Nexperia is a matched NPN/NPN double transistor in SOT666 package, rated for 45 V V_CEO, 100 mA I_C, and featuring h_FE matching ratio ≥0.95 and V_BE mismatch ≤2 mV at 2 mA/5 V - optimized for precision current mirroring and differential amplification in space-constrained analog circuits.

For engineers reviewing the PMP4501V datasheet, PMP4501V pinout, PMP4501V application, or PMP4501V equivalent, this device is selected where transistor pair matching (current gain and base-emitter voltage), thermal tracking, and ultra-small SMD footprint are critical - especially in bias networks, active loads, and high-linearity front-end stages.

Technical Context

The PMP4501V integrates two fully isolated NPN transistors on a single die within a thermally coupled SOT666 package, enabling tight parametric matching across temperature. Its h_FE1/h_FE2 ratio of 0.95–1.00 and V_BE1−V_BE2 ≤2 mV are measured under identical conditions (V_CE = 5 V, I_C = 2 mA, T_amb = 25 °C), with matching validated via numerator-as-smaller-value convention.

It operates with V_CEO = 45 V, I_C = 100 mA per transistor, and f_T = 100–250 MHz at I_C = 10 mA, supporting high-frequency analog functions while maintaining low noise (NF = 2.8–3.3 dB) and low capacitance (C_c = 1.5 pF, C_e = 11 pF).

Key Specifications

Parameter	Value and Actual Design Meaning
V_CEO	45 V - maximum collector-emitter voltage before breakdown; supports rail-to-rail operation in ±15 V and 24 V analog supplies.
I_C	100 mA per transistor - continuous collector current rating; enables use as active load or mirror leg in medium-current biasing.
h_FE (Typ)	290 at 2 mA / 5 V - ensures stable DC bias with low base drive requirements in precision current sources.
h_FE1/h_FE2	≥0.95 - quantifies current gain matching; reduces error in mirrored current transfer to ≤5% across matched pairs.
V_BE1−V_BE2	≤2 mV - base-emitter voltage mismatch; limits offset error in differential pairs and improves CMRR in amplifier inputs.
f_T	100–250 MHz - transition frequency at 10 mA; supports stable operation up to audio and low-RF frequencies without compensation.
R_th(j-a) (per device)	416 K/W - junction-to-ambient thermal resistance on FR4 PCB; allows ~720 mW total dissipation before reaching 150 °C junction limit.

Pinout & Package

SOT666 plastic surface-mount package: 6-pin, 0.5 mm pitch, 1.6 mm × 1.2 mm × 0.55 mm body height; reflow soldering only; marked "EB" on top surface.

Pin/Terminal	Circuit Role	Design Meaning
1	B1	Base of transistor TR1 - connects to bias network for first matched element in current mirror or diff-pair input.
2	B2	Base of transistor TR2 - independently controllable base terminal for second matched element; enables differential input configuration.
3	C2	Collector of TR2 - output node for mirrored current or active load path; shares thermal environment with TR1 for drift tracking.
4	E2	Emitter of TR2 - common emitter connection point; used for degeneration or current-sense feedback in precision designs.
5	E1	Emitter of TR1 - reference emitter node; often tied to ground or bias rail to establish mirror reference current.
6	C1	Collector of TR1 - primary current input node; accepts reference current in mirror topology or input signal in diff-amp configuration.

Key Features

Feature	Design Value
Current gain matching	h_FE1/h_FE2 ≥ 0.95 ensures <5% current transfer error in mirror configurations without trimming.
Base-emitter voltage matching	V_BE1−V_BE2 ≤ 2 mV minimizes input offset in differential amplifiers and improves thermal stability.
Application-optimized pinout	Pin 1–2–6–5 layout separates bases and collectors/emitters to simplify PCB routing in mirror and diff-amp layouts.
Fully isolated transistors	No internal electrical coupling between TR1 and TR2 - eliminates crosstalk in high-gain or RF-sensitive applications.

Applications

Current Mirror

Differential Amplifier

Use Scenario: Precision current source for DAC reference, sensor excitation, or LED biasing in portable instrumentation.

IC Role / Device Role / Timing Role: Dual-transistor current mirror providing 1:1 mirrored output with matched h_FE and V_BE to minimize ratio error.

Use Value: Achieves <0.5% current mismatch over temperature due to monolithic matching and shared thermal mass in SOT666.

Use Scenario: Input stage of rail-to-rail op-amp or discrete instrumentation amplifier in medical ECG front-ends.

IC Role / Device Role / Timing Role: Matched NPN pair forming the core differential pair with common-emitter degeneration.

Use Value: Enables >80 dB CMRR at DC and low-frequency signals by minimizing V_BE and h_FE mismatches.

Active Load

High-Linearity Oscillator Bias

Use Scenario: Constant-current active load in Class-A audio preamplifier stages or RF mixer bias networks.

IC Role / Device Role / Timing Role: TR1 configured as current source, TR2 as cascode or load transistor with matched characteristics.

Use Value: Delivers stable small-signal impedance (>1 MΩ) and low distortion (<0.05% THD) due to matched transconductance.

Use Scenario: Temperature-stable bias network for Clapp or Colpitts oscillator transistors in wireless sensor nodes.

IC Role / Device Role / Timing Role: Matched pair sets quiescent current and compensates for V_BE drift across operating temperature range.

Use Value: Reduces frequency drift to <±50 ppm/°C by tracking V_BE and h_FE changes in both oscillator legs.

Equivalent & Alternatives

The following parts are listed as comparable options for similar matched transistor pair applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
PMP4201V	Matched PNP/PNP complement; same SOT666 package, V_CEO = 45 V, I_C = 100 mA, but opposite polarity.	Required for complementary current mirrors or PNP-input differential stages - not interchangeable in NPN-only circuits.	Select when designing complementary symmetry topologies or level-shifting with PNP biasing.
PMP5501V	Matched PNP/PNP variant with higher V_CEO = 60 V and lower h_FE (120–240); different matching spec (h_FE1/h_FE2 ≥ 0.90).	Used in higher-voltage PNP mirror applications where 45 V rating is insufficient; less precise matching than PMP4501V.	Choose only if 60 V V_CEO is mandatory and ±10% current matching is acceptable.

Compared with PMP4201V and PMP5501V, the PMP4501V offers superior NPN-specific matching (≤2 mV V_BE, ≥0.95 h_FE ratio) and tighter thermal coupling in the same footprint - making it the optimal choice for high-accuracy NPN current mirrors and differential amplifiers.

Availability

PMP4501V is available at Aetrix Electronics and suitable for current mirror circuits, differential amplifier front-ends, and active load designs requiring stable component supply, consistent parametric matching, and ultra-small SMD packaging.

Supply support for PMP4501V includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert delivering high-performance, reliable discrete, logic, and MOSFET devices with focus on efficiency, reliability, and miniaturization.

The PMP4501V belongs to Nexperia's matched transistor family, engineered specifically for analog precision applications demanding tight h_FE and V_BE matching in ultra-compact packages.

FAQ

Is PMP4501V automotive-qualified?

No. Per Nexperia's 2022 revision history, PMP4501V is explicitly designated as non-automotive qualified. It has not undergone AEC-Q101 stress testing or automotive-grade qualification, and its use in safety-critical or life-support systems is prohibited per manufacturer legal disclaimers.

What is the maximum allowable power dissipation per transistor?

Each transistor supports 200 mW at T_amb ≤ 25 °C on FR4 PCB with single-sided copper. As a dual-device package, total device dissipation is limited to 300 mW under the same conditions - exceeding either value risks junction temperature exceeding 150 °C.

Can PMP4501V replace discrete BC847B pairs in current mirrors?

No. While BC847B transistors have similar h_FE, they lack monolithic matching - typical V_BE mismatch exceeds 10 mV and h_FE ratio varies widely. PMP4501V's guaranteed ≤2 mV V_BE mismatch and ≥0.95 h_FE ratio provide significantly lower mirror error and better thermal tracking.

Does the SOT666 package support hand-soldering?

No. Nexperia specifies reflow soldering as the only recommended method. The 0.5 mm pitch, 1.6 mm × 1.2 mm footprint, and thermal constraints make wave or hand-soldering unreliable and risk damage to internal die isolation or bond wires.

PMP4501V,115 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: SOT-563, SOT-666

Packaging:: Tape & Reel (TR)

Product Status:: Not For New Designs

Transistor Type:: 2 NPN (Dual) Matched Pair

Current - Collector (Ic) (Max):: 100mA

Voltage - Collector Emitter Breakdown (Max):: 45V

Vce Saturation (Max) @ Ib, Ic:: 400mV @ 5mA, 100mA

Current - Collector Cutoff (Max):: 15nA (ICBO)

DC Current Gain (hFE) (Min) @ Ic, Vce:: 200 @ 2mA, 5V

Power - Max:: 300mW

Frequency - Transition:: 250MHz

Operating Temperature:: 150°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: SOT-666

PMP4501V,115 FAQ

1.How can I place an order for PMP4501V,115 through Aetrix?

Please submit a Request for Quotation (RFQ) for PMP4501V,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PMP4501V,115 reliable?

The price and inventory of PMP4501V,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PMP4501V,115 is usually 5 days.

3.What payment methods are accepted for PMP4501V,115?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PMP4501V,115 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PMP4501V,115?

PMP4501V,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PMP4501V,115 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PMP4501V,115?

For technical support, including PMP4501V,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PMP4501V,115 requirements.

6.How does Aetrix verify that PMP4501V,115 is sourced from the original manufacturer or authorized distributors?

All PMP4501V,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PMP4501V,115 meets industry standards.

7.What is the process for return or replacement of PMP4501V,115?

All PMP4501V,115 units undergo pre-shipment inspection (PSI). If there is an issue with PMP4501V,115, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PMP4501V,115 part is unused and in its original packaging.

Return procedure for PMP4501V,115:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…