Nexperia USA Inc. PMP4501Y,115
- Part No.:
- PMP4501Y,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Bipolar Transistor Arrays
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
PMP4501Y,115.pdf
- Description:
- TRANS 2NPN 45V 100MA 6-TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:8,950
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PMP4501Y from Nexperia is a matched NPN/NPN double transistor in SOT363-3 (SC-88) package, designed for precision analog functions requiring tight hFE and VBE matching between two isolated transistors. It delivers 45 V VCEO, 100 mA IC per transistor, and hFE1/hFE2 matching ratio of 0.95–1.0 under 5 V/2 mA conditions - enabling stable current mirroring and differential amplification in automotive sensor signal conditioning circuits.
For engineers reviewing the PMP4501Y datasheet, PMP4501Y pinout, PMP4501Y application, or PMP4501Y equivalent, this device is selected specifically for high-matching analog building blocks where thermal tracking, gain symmetry, and AEC-Q101 reliability are mandatory - not as a general-purpose switching transistor.
Technical Context
This dual NPN transistor integrates two electrically isolated, monolithically matched transistors on a single die within a TSSOP6 footprint. Matching is specified at hFE1/hFE2 ≥ 0.95 and VBE1−VBE2 ≤ 2 mV under identical bias (VCE = 5 V, IC = 2 mA, Tamb = 25 °C), ensuring minimal offset in mirror and differential configurations.
It operates with VCEO = 45 V, IC = 100 mA per transistor, and exhibits fT = 100–250 MHz at IC = 10 mA. Thermal resistance Rth(j-a) is 416 K/W per device on FR4 PCB, supporting continuous operation up to 150 °C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | 45 V - maximum safe collector-emitter voltage with base open; defines headroom for rail-to-rail analog stages. |
| IC | 100 mA per transistor - continuous DC collector current rating; supports medium-signal analog current handling. |
| hFE | 200–450 at VCE = 5 V, IC = 2 mA - wide but predictable DC current gain range for biasing stability. |
| hFE1/hFE2 | 0.95–1.0 - guaranteed current gain matching ratio; enables <5% gain error in mirrored current paths. |
| VBE1−VBE2 | ≤2 mV - maximum base-emitter voltage mismatch; ensures sub-millivolt input offset in differential pairs. |
| fT | 100–250 MHz - transition frequency at IC = 10 mA; supports audio and low-MHz signal amplification. |
| Rth(j-a) | 416 K/W per device - thermal resistance on FR4 PCB; informs derating for ambient temperatures >70 °C. |
Pinout & Package
SOT363-3 (SC-88 / TSSOP6) surface-mount plastic package with 6 leads, 1.3 mm × 2.2 mm body size, 0.65 mm pitch, and exposed pad not present. Designed for reflow and wave soldering per IPC-7095 guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | B1 | Base of transistor TR1 - referenced to E1 for independent bias control of first NPN. |
| 2 | B2 | Base of transistor TR2 - referenced to E2 for independent bias control of second NPN. |
| 3 | C2 | Collector of TR2 - output node for TR2 in current mirror or differential pair top-side connection. |
| 4 | E2 | Emitter of TR2 - common emitter reference point for TR2; electrically isolated from E1. |
| 5 | E1 | Emitter of TR1 - common emitter reference point for TR1; fully isolated from E2 per internal structure. |
| 6 | C1 | Collector of TR1 - output node for TR1; used as input or reference side in mirror configuration. |
Key Features
| Feature | Design Value |
|---|---|
| Current gain matching | hFE1/hFE2 ≥ 0.95 ensures ≤5% gain deviation between transistors - critical for accurate current replication. |
| Base-emitter voltage matching | VBE1−VBE2 ≤ 2 mV minimizes input offset in differential amplifier front-ends without trimming. |
| AEC-Q101 qualification | Qualified per Automotive Electronics Council stress test standard - validated for under-hood and ADAS module use. |
| Application-optimized pinout | Pin 1–2–6–5 layout places B1/C1/E1 together and B2/C2/E2 together - simplifies symmetric PCB routing for mirror layouts. |
Applications
| Current Mirror | Differential Amplifier |
|---|---|
Use Scenario: Precision current sourcing in automotive temperature sensor front-end with 3.3 V supply and 100 µA reference path. IC Role / Device Role / Timing Role: Dual NPN acts as matched current transfer element - TR1 sets reference current, TR2 replicates it with <5% error. Use Value: Eliminates need for external laser-trimmed resistors; maintains ±0.5% current accuracy over −40 °C to +125 °C. |
Use Scenario: Input stage of engine control unit (ECU) analog-to-digital converter driver for oxygen sensor signals. IC Role / Device Role / Timing Role: TR1 and TR2 form active load differential pair - converting small differential voltage into single-ended current output. Use Value: Achieves <1.5 mV input offset drift over temperature due to matched VBE and hFE tracking. |
| Active Load Circuit | High-Speed Switch Driver |
Use Scenario: Constant-current active load in battery management system (BMS) cell voltage calibration circuitry. IC Role / Device Role / Timing Role: TR2 configured as active load with fixed base bias; TR1 provides feedback-controlled current regulation. Use Value: Enables 0.1% current stability across 4.5–48 V input range without external op-amp compensation. |
Use Scenario: Gate drive pre-amplifier for 40 V MOSFETs in automotive LED headlight PWM dimming stage. IC Role / Device Role / Timing Role: TR1/TR2 operate in push-pull configuration to source/sink ≥50 mA peak gate current with matched rise/fall times. Use Value: Reduces switching transition time mismatch to <2 ns, minimizing shoot-through risk in half-bridge drivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar matched NPN transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PMP4201Y | NPN/NPN complement with same package and matching specs, but lower VCEO (40 V) and hFE range (120–240). | Not suitable for 45 V rail systems; acceptable only in 3.3 V/5 V logic-level analog circuits. | Select when cost sensitivity outweighs voltage headroom requirements and full 45 V operation is unnecessary. |
| BC847BDW1T1G | Matched NPN pair in SOT363, but hFE1/hFE2 = 0.90 min and VBE1−VBE2 ≤ 5 mV - looser matching than PMP4501Y. | Acceptable for non-critical current mirrors but insufficient for <1 mV offset differential amplifiers. | Choose only for industrial-grade (non-automotive) designs where AEC-Q101 is not mandated and 2 mV VBE tolerance is relaxed. |
Compared with PMP4201Y and BC847BDW1T1G, the PMP4501Y provides superior voltage rating, tighter hFE/VBE matching, and automotive qualification - making it the sole option for AEC-Q101-compliant, high-precision analog signal chains demanding ≤2 mV offset and 45 V operation.
Availability
PMP4501Y is available at Aetrix Electronics and suitable for automotive sensor signal conditioning, precision current mirroring, differential amplifier front-ends, and AEC-Q101-compliant analog subsystems requiring stable component supply across extended temperature ranges and multi-year production cycles.
Supply support for PMP4501Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-qualified components and advanced packaging technologies.
The PMP4501Y belongs to Nexperia's matched transistor product line, engineered specifically for analog precision applications in automotive and industrial systems where thermal tracking and parameter symmetry are essential.
FAQ
Is PMP4501Y suitable for high-frequency RF amplification?
No. While its fT reaches 250 MHz at IC = 10 mA, the PMP4501Y is optimized for precision analog functions-not RF. Its SOT363-3 package lacks RF-specific layout features like ground planes or controlled impedance, and noise figure (NF = 3.3 dB at 1 kHz) reflects low-noise audio/DC performance, not RF linearity or gain flatness.
Can PMP4501Y replace discrete single transistors in existing designs?
Only if both transistors share identical bias conditions and layout symmetry is preserved. Its matched characteristics depend on thermal coupling and identical operating points. Replacing two unmatched SOT23 transistors requires redesigning base/emitter routing to ensure equal trace length, copper area, and proximity-otherwise matching benefits are lost.
What is the significance of "fully isolated internally" in the SOT363-3 package?
It means TR1 and TR2 share no substrate or epitaxial layer conduction path - eliminating leakage coupling and crosstalk. This isolation enables true differential operation with >80 dB common-mode rejection in amplifier configurations and prevents latch-up in high-voltage mixed-signal environments.
Does the AEC-Q101 qualification cover all temperature ranges listed in the datasheet?
Yes. AEC-Q101 qualification includes testing across −55 °C to +150 °C, matching the device's specified Tamb (−65 °C to +150 °C) and Tj (150 °C max) limits. Stress tests include HTOL, TC, UHAST, and ESD per AEC-Q101 Rev G, confirming suitability for under-hood automotive deployment.
PMP4501Y,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Transistor Type:
- 2 NPN (Dual) Matched Pair
- Current - Collector (Ic) (Max):
- 100mA
- Voltage - Collector Emitter Breakdown (Max):
- 45V
- Vce Saturation (Max) @ Ib, Ic:
- 400mV @ 5mA, 100mA
- Current - Collector Cutoff (Max):
- 15nA (ICBO)
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 200 @ 2mA, 5V
- Power - Max:
- 300mW
- Frequency - Transition:
- 250MHz
- Operating Temperature:
- 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSSOP
PMP4501Y,115 FAQ
1.How can I place an order for PMP4501Y,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PMP4501Y,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PMP4501Y,115 reliable?
The price and inventory of PMP4501Y,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PMP4501Y,115 is usually 5 days.
3.What payment methods are accepted for PMP4501Y,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PMP4501Y,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PMP4501Y,115?
PMP4501Y,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PMP4501Y,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PMP4501Y,115?
For technical support, including PMP4501Y,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PMP4501Y,115 requirements.
6.How does Aetrix verify that PMP4501Y,115 is sourced from the original manufacturer or authorized distributors?
All PMP4501Y,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PMP4501Y,115 meets industry standards.
7.What is the process for return or replacement of PMP4501Y,115?
All PMP4501Y,115 units undergo pre-shipment inspection (PSI). If there is an issue with PMP4501Y,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PMP4501Y,115 part is unused and in its original packaging.
Return procedure for PMP4501Y,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PMP4501Y,115 Tags

-
MBT3946DW1T1G
onsemi

-
BC846BPDW1T1G
onsemi

-
MBT2222ADW1T1G
onsemi

-
BC847BDW1T1G
onsemi

-
DMMT5401-7-F
Diodes Incorporated

-
DMMT5551-7-F
Diodes Incorporated

-
DMMT3904W-7-F
Diodes Incorporated

-
DMMT3906W-7-F
Diodes Incorporated

-
FMB3904
onsemi

-
FMB2222A
onsemi

-
ULQ2003D1013TR
STMicroelectronics

-
ZXTD4591E6TA
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

