Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Discrete Semiconductor Products > Transistors > Bipolar (BJT) > Bipolar Transistor Arrays

Nexperia USA Inc. PMP4501Y,135

Name: PMP4501Y,135
Brand: Nexperia USA Inc.
SKU: PMP4501Y,135
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: PMP4501Y,135

Manufacturer:: Nexperia USA Inc.

Category:: Bipolar Transistor Arrays

Package:: 6-TSSOP, SC-88, SOT-363

Datasheet:: PMP4501Y,135.pdf

Description:: TRANS 2NPN 45V 100MA 6-TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,392

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

PMP4501Y from Nexperia is a matched NPN/NPN double transistor in SOT363-3 (SC-88) package, rated for 45 V V_CEO, 100 mA I_C, and DC current gain matching ratio h_FE1/h_FE2 ≥ 0.95. It delivers precise base-emitter voltage matching (≤2 mV) and is AEC-Q101 qualified for automotive-grade reliability in current mirror and differential amplifier circuits.

For engineers reviewing the PMP4501Y datasheet, PMP4501Y pinout, PMP4501Y application, or PMP4501Y equivalent, this device supports high-precision analog signal conditioning where transistor pair matching directly impacts circuit accuracy, stability, and temperature drift performance in bias networks and active load implementations.

Technical Context

The PMP4501Y integrates two fully isolated NPN transistors on a single die within a TSSOP6 footprint, enabling tight parametric matching without external layout dependencies. Its h_FE matching (0.95–1.0) and V_BE matching (≤2 mV at I_C = 2 mA, T_amb = 25 °C) are specified under identical thermal and bias conditions to minimize differential offset.

Designed for low-noise, high-linearity analog functions, it exhibits f_T = 100–250 MHz and NF ≤ 3.3 dB at 1 kHz, with thermal resistance R_th(j-a) = 416 K/W per device on FR4 PCB - critical for stable operation in compact automotive sensor front-ends and precision instrumentation.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CEO	45 V - Maximum collector-emitter voltage before breakdown; defines safe operating range in active-load and mirror configurations.
I_C	100 mA - Continuous collector current per transistor; sets upper limit for bias current and output drive capability.
h_FE1/h_FE2	≥0.95 - Ratio of smaller-to-larger DC current gain; ensures <5% gain mismatch between transistors for balanced current division.
V_BE1−V_BE2	≤2 mV - Absolute difference in base-emitter voltage at matched I_C; directly limits input offset in differential pairs.
P_tot (per device)	300 mW - Total power dissipation limit on FR4 PCB; constrains thermal design margin in densely packed analog modules.
f_T	100–250 MHz - Transition frequency at I_C = 10 mA; indicates usable bandwidth for small-signal amplification up to ~100 MHz.
NF	≤3.3 dB - Noise figure at 1 kHz, 0.2 mA I_C; enables low-noise preamplifier stages in sensor interfaces.

Pinout & Package

Package: SOT363-3 (TSSOP6), 2.2 mm × 1.35 mm × 0.95 mm body, 0.65 mm pitch, lead-free and RoHS compliant.

Pin	Circuit Role	Design Meaning
1	B1	Base of transistor TR1 - referenced to E1/C1; used for bias control of first transistor in mirror or diff-pair.
2	B2	Base of transistor TR2 - referenced to E2/C2; enables independent or coupled biasing with TR1 for matched response.
3	C2	Collector of TR2 - primary output node in current mirror (sinks mirrored current) or diff-amp active load.
4	E2	Emitter of TR2 - common emitter node in differential pair; connects to tail current source or ground reference.
5	E1	Emitter of TR1 - forms matched emitter pair with E2; critical for V_BE tracking and thermal coupling symmetry.
6	C1	Collector of TR1 - input-side collector in current mirror (defines reference current) or diff-amp input node.

Key Features

Feature	Design Value
Current gain matching	h_FE1/h_FE2 ≥ 0.95 - reduces gain error in feedback loops and improves CMRR in differential topologies.
Base-emitter voltage matching	V_BE1−V_BE2 ≤ 2 mV - minimizes input offset voltage in op-amp input stages and precision current sources.
AEC-Q101 qualification	Qualified for automotive applications - ensures reliability across −40 °C to +125 °C ambient and 150 °C junction temperature.
Application-optimized pinout	Pin 1–2–6–5–4–3 sequence aligns with standard current mirror layout (B1/B2/C1/E1/E2/C2), reducing PCB routing asymmetry.

Applications

Current Mirror

Differential Amplifier

Use Scenario: Precision current replication in sensor biasing, LED drivers, and analog front-end references.

IC Role / Device Role / Timing Role: Dual-transistor active current source/sink where TR1 sets reference current and TR2 mirrors it with matched h_FE and V_BE.

Use Value: Achieves <1% current error over temperature due to integrated matching, eliminating discrete trimming components.

Use Scenario: Input stage of rail-to-rail operational amplifiers and automotive battery monitoring ICs.

IC Role / Device Role / Timing Role: Matched NPN pair forming the core differential pair; B1/B2 receive differential inputs, C1/C2 deliver amplified outputs.

Use Value: Delivers >70 dB CMRR at DC by minimizing V_BE and h_FE mismatches, improving measurement accuracy in noisy environments.

Active Load Circuit

Temperature-Stable Bias Network

Use Scenario: High-impedance active load in discrete op-amp designs and programmable gain amplifiers.

IC Role / Device Role / Timing Role: TR2 configured as constant-current sink (C2–E2) while TR1 provides matched reference (C1–E1) for dynamic impedance control.

Use Value: Maintains >10 MΩ small-signal output impedance across −40 °C to +125 °C due to matched thermal coefficients.

Use Scenario: Bias generation for Class AB audio output stages and precision voltage references.

IC Role / Device Role / Timing Role: Paired transistors in Widlar or Wilson current source topology, sharing thermal environment to track V_BE drift.

Use Value: Reduces bias current drift to <50 ppm/°C versus >200 ppm/°C with unmatched discretes, enhancing long-term stability.

Equivalent & Alternatives

The following parts are listed as comparable options for similar matched NPN transistor pair applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
PMP4201Y	NPN/NPN complement with identical matching specs but lower V_CEO (40 V vs. 45 V) and slightly reduced f_T (80–200 MHz).	Suitable for 3.3 V/5 V logic-level systems; not recommended for 12 V automotive supply rails requiring headroom above 40 V.	Select when V_CEO margin <5 V is acceptable and cost sensitivity outweighs 5 V headroom requirement.
MBT3904DW1T1G	Matched NPN pair with h_FE ratio ≥ 0.85 and V_BE mismatch ≤ 5 mV; no AEC-Q101 qualification; SOT-363 package.	Limited to industrial/commercial use; lacks automotive stress test validation and tighter matching tolerances.	Choose only for non-automotive applications where AEC-Q101 compliance and sub-2 mV V_BE matching are not required.

Compared with PMP4201Y and MBT3904DW1T1G, the PMP4501Y offers superior V_CEO headroom, tighter matching, and automotive qualification - making it the sole choice for safety-critical current mirrors and differential amplifiers in ADAS sensor signal chains.

Availability

PMP4501Y is available at Aetrix Electronics and suitable for automotive sensor modules, precision instrumentation, and industrial analog front-ends requiring stable component supply, traceable sourcing, and lifecycle continuity.

Supply support for PMP4501Y includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Nexperia is a global semiconductor expert specializing in high-performance, reliable discrete and logic devices, with leadership in automotive-qualified components and energy-efficient solutions.

The PMP4501Y belongs to Nexperia's matched transistor family, engineered specifically for high-accuracy analog functions where parametric consistency across temperature and process variation is essential.

FAQ

What is the maximum junction temperature rating for PMP4501Y?

The absolute maximum junction temperature (T_j) is 150 °C, validated per IEC 60134 limiting values. This rating applies under continuous operation with proper PCB thermal design - including FR4 board with single-sided copper and standard SOT363-3 footprint - and must be derated linearly above Tamb = 25 °C using R_th(j-a) = 416 K/W.

Is PMP4501Y suitable for use in current mirror circuits with 12 V supply rails?

Yes. With V_CEO = 45 V and V_CBO = 50 V, the PMP4501Y supports 12 V supply rails with ample voltage headroom for transient spikes and dropout margins. Its matched h_FE and V_BE ensure <1% current error in mirror configurations even at elevated temperatures up to 125 °C ambient.

How does the AEC-Q101 qualification impact PMP4501Y's use in non-automotive designs?

AEC-Q101 qualification confirms robustness against mechanical shock, temperature cycling, and humidity exposure - providing higher reliability margins in industrial and medical applications. While not required outside automotive, it validates extended lifetime (>10 years) and reduced infant mortality in mission-critical analog circuits.

Can PMP4501Y replace discrete unmatched transistors in an existing differential amplifier layout?

Yes, with minimal redesign. The SOT363-3 pinout (B1-B2-C2-E2-E1-C1) maps directly to standard differential pair layouts. Replacing two discrete SOT-23 transistors requires adjusting trace lengths to maintain symmetry, but no changes to bias network values are needed due to identical V_BE and h_FE characteristics per transistor.

PMP4501Y,135 Specifications

Product attributes: Attribute value

Manufacturer:: Nexperia USA Inc.

Series:: -

Package/Case:: 6-TSSOP, SC-88, SOT-363

Packaging:: Tape & Reel (TR)

Product Status:: Active

Transistor Type:: 2 NPN (Dual) Matched Pair

Current - Collector (Ic) (Max):: 100mA

Voltage - Collector Emitter Breakdown (Max):: 45V

Vce Saturation (Max) @ Ib, Ic:: 400mV @ 5mA, 100mA

Current - Collector Cutoff (Max):: 15nA (ICBO)

DC Current Gain (hFE) (Min) @ Ic, Vce:: 200 @ 2mA, 5V

Power - Max:: 300mW

Frequency - Transition:: 250MHz

Operating Temperature:: 150°C (TJ)

Grade:: Automotive

Qualification:: AEC-Q100

Mounting Type:: Surface Mount

Supplier Device Package:: 6-TSSOP

PMP4501Y,135 FAQ

1.How can I place an order for PMP4501Y,135 through Aetrix?

Please submit a Request for Quotation (RFQ) for PMP4501Y,135 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for PMP4501Y,135 reliable?

The price and inventory of PMP4501Y,135 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PMP4501Y,135 is usually 5 days.

3.What payment methods are accepted for PMP4501Y,135?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PMP4501Y,135 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for PMP4501Y,135?

PMP4501Y,135 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your PMP4501Y,135 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for PMP4501Y,135?

For technical support, including PMP4501Y,135 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PMP4501Y,135 requirements.

6.How does Aetrix verify that PMP4501Y,135 is sourced from the original manufacturer or authorized distributors?

All PMP4501Y,135 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PMP4501Y,135 meets industry standards.

7.What is the process for return or replacement of PMP4501Y,135?

All PMP4501Y,135 units undergo pre-shipment inspection (PSI). If there is an issue with PMP4501Y,135, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The PMP4501Y,135 part is unused and in its original packaging.

Return procedure for PMP4501Y,135:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…