Nexperia USA Inc. PMP5201G,115
- Part No.:
- PMP5201G,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Bipolar Transistor Arrays
- Package:
- 5-TSSOP, SC-70-5, SOT-353
- Datasheet:
-
PMP5201G,115.pdf
- Description:
- TRANS 2PNP 45V 100MA 5-TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:9,724
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PMP5201G from Nexperia is a matched PNP/PNP double transistor in SOT353 (SC-88A) package, designed for precision analog functions requiring tight hFE matching (0.98–1.02) and VBE matching (±2 mV) at −2 mA collector current. It delivers −45 V VCEO, −100 mA IC, and 200–450 hFE per transistor, enabling stable current mirroring and differential amplification in automotive-grade signal conditioning circuits.
For engineers reviewing the PMP5201G datasheet, PMP5201G pinout, PMP5201G application, or PMP5201G equivalent, this device supports AEC-Q101-compliant designs where matched gain and voltage characteristics across dual transistors are critical for offset-sensitive biasing and feedback networks.
Technical Context
The PMP5201G integrates two monolithically matched PNP transistors on a single die, sharing a common emitter terminal (Pin 2), with independent bases (Pins 1 & 3) and collectors (Pins 5 & 4). Its architecture enables precise current ratio replication and differential pair operation without external trimming.
It operates under −5 V VCE bias at 25 °C with guaranteed hFE matching within ±2% and VBE matching within ±2 mV - parameters validated per IEC 60134 limiting values and AEC-Q101 stress testing. Thermal resistance is 416 K/W (device-level) on FR4 PCB, supporting continuous operation up to 150 °C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −45 V: Maximum safe collector-emitter voltage with open base; defines headroom for high-side PNP biasing in rail-to-rail analog stages. |
| IC | −100 mA: Continuous collector current per transistor; supports medium-current mirror loads and active load configurations. |
| hFE | 200–450 at −2 mA/−5 V: DC current gain range enabling predictable small-signal amplification and stable bias point setting. |
| hFE1/hFE2 | 0.98–1.02: Matched gain ratio between transistors; ensures ≤2% current error in mirrored outputs without calibration. |
| VBE1−VBE2 | ±2 mV at −2 mA/−5 V: Base-emitter voltage mismatch; directly limits input offset voltage in differential pairs. |
| fT | 100–175 MHz at −10 mA/−5 V: Transition frequency indicating usable bandwidth for audio and low-MHz signal processing. |
| Ptot (device) | 300 mW at Tamb ≤ 25 °C: Total power dissipation limit; constrains simultaneous conduction in both transistors under worst-case bias. |
Pinout & Package
SOT353 (TSSOP5) plastic surface-mount package: 5-lead, 0.65 mm pitch, 2.1 mm × 1.25 mm × 0.95 mm body. Designed for reflow/wave soldering per IPC-7351B footprint (Fig. 12–13).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Base of TR1 | Controls first transistor's conduction; referenced to shared emitter (Pin 2) for common-emitter configuration. |
| 2 | Common Emitter (E1, E2) | Single terminal connecting emitters of both transistors; enables compact current mirror and differential pair layouts. |
| 3 | Base of TR2 | Controls second transistor independently; paired with Pin 1 for matched gain comparison or differential input drive. |
| 4 | Collector of TR2 | Output node for TR2; used as active load or output leg in current mirror (Fig. 9) or differential amplifier (Fig. 10). |
| 5 | Collector of TR1 | Output node for TR1; primary reference leg in current mirror or input side in differential pair topology. |
Key Features
| Feature | Design Value |
|---|---|
| Current gain matching | hFE1/hFE2 = 0.98–1.02 ensures ≤2% current ratio error in mirrored circuits without trimming components. |
| Base-emitter voltage matching | VBE1−VBE2 = ±2 mV minimizes input offset in differential amplifiers and improves common-mode rejection. |
| Common-emitter configuration | Shared emitter (Pin 2) reduces PCB trace length and parasitic imbalance between matched devices. |
| AEC-Q101 qualification | Qualified for automotive applications including engine control, ADAS sensor interfaces, and body electronics. |
| Application-optimized pinout | Pins 1/3 (bases) and 4/5 (collectors) placed for symmetrical routing in current mirror layouts (Fig. 9). |
Applications
| Current Mirror | Differential Amplifier |
|---|---|
|
Use Scenario: Precision current source generation for sensor biasing or DAC output stage loading. IC Role / Device Role / Timing Role: Dual PNP transistors configured as active current mirror with shared emitter and matched hFE. Use Value: Delivers <2% current error over temperature due to monolithic matching, eliminating need for discrete resistor trimming. |
Use Scenario: Input stage of operational amplifier or instrumentation amplifier in automotive cabin sensors. IC Role / Device Role / Timing Role: Matched PNP pair forming emitter-coupled differential pair with common emitter tail. Use Value: Achieves <4 mV input offset via ±2 mV VBE matching, improving measurement accuracy in low-voltage analog front-ends. |
| Active Load Circuit | Temperature-Stable Bias Generator |
|
Use Scenario: High-impedance active load in discrete op-amp output stages or voltage reference buffers. IC Role / Device Role / Timing Role: TR2 used as programmable current sink load for TR1-based gain stage. Use Value: Maintains consistent load impedance across −40 °C to +125 °C due to matched thermal coefficients and monolithic integration. |
Use Scenario: Bias network for RF power amplifiers or precision voltage references requiring drift-compensated current sources. IC Role / Device Role / Timing Role: Paired transistors generating PTAT (proportional-to-absolute-temperature) and CTAT (complementary-to-absolute-temperature) currents. Use Value: Enables zero-TC bias points using matched VBE and hFE temperature dependencies, reducing thermal drift by >50% vs. discrete solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar matched PNP transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| PMP5501G | PNP/PNP complement with identical matching specs but different pinout (B1/C1/E1/B2/C2 vs. B1/E1,E2/B2/C2/C1). | Requires PCB layout revision due to non-identical pin assignment; not drop-in compatible. | Select when legacy board design uses PMP5501G footprint or requires alternate thermal profile. |
| PMP4201G | NPN/NPN matched pair (not PNP); same package, matching tolerance, and AEC-Q101 rating. | Used in low-side current mirrors and NPN-based differential pairs; incompatible with high-side PNP topologies. | Choose only for NPN-biased circuits where polarity reversal is acceptable and VCEO/VBE polarity aligns. |
Compared with PMP5501G and PMP4201G, the PMP5201G uniquely provides PNP/PNP matching in the SOT353 package with a shared-emitter pinout optimized for current mirror symmetry - making it irreplaceable in high-side biasing and complementary PNP/NPN system architectures without layout or polarity compromise.
Availability
PMP5201G is available at Aetrix Electronics and suitable for automotive sensor interfaces, precision analog current sources, and AEC-Q101-compliant differential amplifier designs requiring stable component supply and long-term lifecycle support.
Supply support for PMP5201G includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability discrete and logic devices, with leadership in automotive-qualified components and efficient manufacturing.
The PMP5201G belongs to Nexperia's matched transistor product line, engineered specifically for analog signal integrity in automotive and industrial systems where parametric matching and AEC-Q101 compliance are mandatory.
FAQ
Is the PMP5201G suitable for high-frequency applications?
The PMP5201G has a transition frequency (fT) of 100–175 MHz at −10 mA and −5 V, making it suitable for audio-band and low-MHz analog signal processing, but not for RF or GHz-range switching. Its 2.2 pF collector capacitance and 10 pF emitter capacitance further confirm its optimization for sub-10 MHz precision analog use cases like sensor conditioning and bias generation.
What is the maximum allowable power dissipation at 85 °C ambient?
At Tamb = 85 °C, the device-level total power dissipation must be derated from 300 mW using the thermal resistance Rth(j-a) = 416 K/W. The maximum allowed Ptot is approximately 170 mW, calculated as (150 °C − 85 °C) ÷ 416 K/W. This ensures junction temperature remains within the 150 °C absolute maximum rating.
Can the PMP5201G replace discrete unmatched transistors in existing current mirror designs?
Yes - but only if the PCB layout accommodates the SOT353 5-pin footprint and the shared emitter (Pin 2) is routed to both transistor emitters. The improved matching (±2% hFE, ±2 mV VBE) will reduce current error and offset voltage versus discrete solutions, though base drive network adjustments may be needed to account for tighter gain distribution.
Does the AEC-Q101 qualification cover all temperature ranges specified in the datasheet?
Yes - AEC-Q101 qualification includes extended temperature cycling (−40 °C to +125 °C), high-temperature operating life (1000 hours at 150 °C), and mechanical shock/vibration tests. All electrical parameters in the datasheet - including hFE matching and VBE matching - are guaranteed across the full −65 °C to +150 °C storage and −40 °C to +125 °C operating range.
PMP5201G,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- 5-TSSOP, SC-70-5, SOT-353
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Transistor Type:
- 2 PNP (Dual) Matched Pair, Common Emitter
- Current - Collector (Ic) (Max):
- 100mA
- Voltage - Collector Emitter Breakdown (Max):
- 45V
- Vce Saturation (Max) @ Ib, Ic:
- 400mV @ 5mA, 100mA
- Current - Collector Cutoff (Max):
- 15nA (ICBO)
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 200 @ 2mA, 5V
- Power - Max:
- 300mW
- Frequency - Transition:
- 175MHz
- Operating Temperature:
- 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 5-TSSOP
PMP5201G,115 FAQ
1.How can I place an order for PMP5201G,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PMP5201G,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PMP5201G,115 reliable?
The price and inventory of PMP5201G,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PMP5201G,115 is usually 5 days.
3.What payment methods are accepted for PMP5201G,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PMP5201G,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PMP5201G,115?
PMP5201G,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PMP5201G,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PMP5201G,115?
For technical support, including PMP5201G,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PMP5201G,115 requirements.
6.How does Aetrix verify that PMP5201G,115 is sourced from the original manufacturer or authorized distributors?
All PMP5201G,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PMP5201G,115 meets industry standards.
7.What is the process for return or replacement of PMP5201G,115?
All PMP5201G,115 units undergo pre-shipment inspection (PSI). If there is an issue with PMP5201G,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PMP5201G,115 part is unused and in its original packaging.
Return procedure for PMP5201G,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PMP5201G,115 Tags

-
MBT3946DW1T1G
onsemi

-
BC846BPDW1T1G
onsemi

-
MBT2222ADW1T1G
onsemi

-
BC847BDW1T1G
onsemi

-
DMMT5401-7-F
Diodes Incorporated

-
DMMT5551-7-F
Diodes Incorporated

-
DMMT3904W-7-F
Diodes Incorporated

-
DMMT3906W-7-F
Diodes Incorporated

-
FMB3904
onsemi

-
FMB2222A
onsemi

-
ULQ2003D1013TR
STMicroelectronics

-
ZXTD4591E6TA
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)