Nexperia USA Inc. PMP5501QASZ
- Part No.:
- PMP5501QASZ
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Bipolar Transistor Arrays
- Package:
- 6-XFDFN Exposed Pad
- Datasheet:
-
PMP5501QASZ.pdf
- Description:
- TRANS 2PNP 45V 100MA DFN1010B-6
- Quantity:
- Payment:

- Shipping:

Inventory:3,002
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PMP5501QASZ from Nexperia is a matched PNP/PNP double transistor in DFN1010B-6 (SOT1216) package, rated for −45 V VCEO, −100 mA IC, and AEC-Q101 qualified for automotive use. It delivers 200–450 hFE per transistor with ≤2 mV VBE1−VBE2 matching and 0.95–1.05 hFE1/hFE2 gain ratio, enabling precision current mirroring in space-constrained analog front-ends.
For engineers reviewing the PMP5501QASZ datasheet, PMP5501QASZ pinout, PMP5501QASZ application, or PMP5501QASZ equivalent, this device is selected for high-matching analog functions where thermal tracking, low profile (0.37 mm height), and automotive-grade reliability are mandatory - not for general-purpose switching or digital logic interfacing.
Technical Context
The PMP5501QASZ integrates two monolithically matched PNP transistors on a single die to minimize inter-device thermal and process variation. Its pinout (B1, B2, C2, E2, E1, C1) supports direct differential pair or current mirror topologies without external routing compromises.
Matched parameters - including base-emitter voltage (≤2 mV difference) and DC current gain (ratio 0.95–1.05) - are characterized at −5 V VCE, −2 mA IC, and 25 °C ambient, ensuring predictable performance in bias networks and active loads across automotive temperature range (−55 °C to +150 °C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | −45 V: Maximum safe collector-emitter voltage with open base; defines headroom for automotive 12 V/24 V rail monitoring circuits. |
| IC | −100 mA: Continuous collector current per transistor; supports stable operation in precision current sources up to 100 mA load. |
| hFE | 200–450 at −5 V VCE, −2 mA IC: High and tightly distributed DC gain enables accurate gain-setting without trimming. |
| VBE1−VBE2 | ≤2 mV: Measured as absolute difference between two transistors; ensures <0.1% current mismatch in mirror configurations. |
| hFE1/hFE2 | 0.95–1.05: Ratio of gains; guarantees ≤5% relative gain error critical for differential amplifier common-mode rejection. |
| Ptot (per device) | 350 mW at Tamb ≤25 °C on FR4 PCB: Enables dual-transistor operation within thermal limits without forced cooling. |
| Rth(j-a) (per device) | 358 K/W: Thermal resistance from junction to ambient; informs derating above 25 °C ambient for sustained operation. |
Pinout & Package
DFN1010B-6 (SOT1216) is a 1.05 mm × 1.05 mm, 0.37 mm height, leadless plastic package with exposed thermal pad (not electrically connected). It supports reflow soldering per JEDEC J-STD-020 and requires precise stencil-defined solder paste volume due to fine pitch (0.4 mm terminal spacing).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Base of TR1 | Controls current flow in first transistor; referenced to E1 for bias network design. |
| 2 | Base of TR2 | Independent control node for second transistor; enables differential input or mirrored reference. |
| 3 | Collector of TR2 | Output node for TR2; shares physical layout symmetry with C1 (Pin 6) to reduce parasitic imbalance. |
| 4 | Emitter of TR2 | Common emitter connection point for TR2; routed adjacent to E1 (Pin 5) to minimize thermal gradient. |
| 5 | Emitter of TR1 | Common emitter connection point for TR1; symmetric placement with E2 ensures matched thermal coupling. |
| 6 | Collector of TR1 | Output node for TR1; pin position mirrors C2 (Pin 3) to support balanced PCB layout. |
Key Features
| Feature | Design Value |
|---|---|
| Monolithic matching | Integrated dual PNP structure eliminates inter-die thermal drift and process variation, delivering consistent VBE and hFE tracking over temperature. |
| AEC-Q101 qualification | Validated for automotive applications including engine control units and body electronics, with full stress test compliance per discrete semiconductor standard. |
| Ultra-low profile | 0.37 mm max height enables use in ultra-thin modules such as ADAS sensor housings and compact infotainment PCBs. |
| Application-optimized pinout | B1/B2 adjacent, C1/C2 opposite, E1/E2 centered - supports symmetrical PCB routing to preserve matching integrity in high-frequency analog paths. |
Applications
| Current Mirror | Differential Amplifier |
|---|---|
Use Scenario: Precision bias current generation for op-amp input stages in automotive sensor signal conditioning. IC Role / Device Role / Timing Role: Dual PNP pair acts as active current source with matched VBE and hFE to replicate reference current with <0.5% error over −40 °C to +125 °C. Use Value: Eliminates need for discrete resistor-based mirroring, reducing board area by 40% and improving thermal stability of bias networks. | Use Scenario: Input stage of high-CMRR instrumentation amplifier in battery management systems. IC Role / Device Role / Timing Role: Matched PNP pair forms emitter-coupled differential pair; B1/B2 accept differential inputs, C1/C2 deliver amplified outputs. Use Value: Achieves >70 dB CMRR at 1 kHz due to ≤2 mV VBE mismatch, directly improving voltage measurement accuracy in cell monitoring. |
| Active Load | Temperature-Stable Reference |
Use Scenario: Constant-current active load in linear regulator error amplifiers for ADAS camera power supplies. IC Role / Device Role / Timing Role: TR1 operates as current sink load; TR2 provides temperature-compensated bias via shared thermal mass. Use Value: Maintains ±1.2% current regulation across −40 °C to +150 °C, enabling stable loop response without external compensation. | Use Scenario: Core element of bandgap-free voltage reference in automotive microcontroller power supervisors. IC Role / Device Role / Timing Role: TR1/TR2 configured in Wilson current mirror topology to generate PTAT (proportional-to-absolute-temperature) current for reference generation. Use Value: Delivers <15 ppm/°C output drift using intrinsic matching, avoiding laser-trimmed resistors and reducing BOM cost by $0.08/unit. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar matched PNP transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| NX3P2002QASZ | Same DFN1010B-6 package, but NPN/NPN matched pair; VCEO = +45 V, IC = +100 mA. | Requires circuit polarity inversion; unsuitable for PNP-biased topologies like high-side current sensing. | Select only when redesigning for NPN-based architectures or complementary differential pairs. |
| BC847BPDW1T1G | SC-88 (SOT-363) package; matched PNP pair but no AEC-Q101 qualification; hFE matching ratio 0.90–1.10 (wider than PMP5501QASZ's 0.95–1.05). | Limited to industrial/commercial use; higher VBE mismatch (≤5 mV) reduces current mirror accuracy in wide-temp environments. | Acceptable for non-automotive cost-sensitive designs where 5 mV VBE error is tolerable and thermal cycling is minimal. |
Compared with NX3P2002QASZ and BC847BPDW1T1G, PMP5501QASZ offers superior matching tolerance, automotive qualification, and thermal symmetry - making it the only choice for AEC-compliant current mirrors requiring <2 mV VBE error and operation beyond 125 °C.
Availability
PMP5501QASZ is available at Aetrix Electronics and suitable for automotive sensor signal conditioning, battery management system analog front-ends, and ADAS camera power regulation requiring stable component supply across extended temperature and long product lifecycles.
Supply support for PMP5501QASZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability essential semiconductors - including discretes, logic, and MOSFETs - with leadership in automotive-qualified components.
The PMP5501QASZ belongs to Nexperia's matched transistor product line, engineered specifically for precision analog functions in automotive and industrial systems where thermal tracking and parametric consistency are non-negotiable.
FAQ
Is PMP5501QASZ pin-compatible with PMP4501QAS?
No. PMP5501QASZ is a PNP/PNP matched pair, while PMP4501QAS is its NPN/NPN complement. Their pinouts are identical (B1, B2, C2, E2, E1, C1), but polarity is reversed: collectors and emitters function oppositely. Interchanging them without circuit redesign will cause immediate reverse-bias failure or no conduction.
What is the maximum allowable PCB copper area under the thermal pad?
The DFN1010B-6 package has no exposed thermal pad - the bottom side is molded plastic. Thermal dissipation relies solely on copper traces connected to pins 1–6. Recommended minimum copper area per pin is 0.5 mm², with 1.0 mm² per collector pin (Pins 3 and 6) to sustain 350 mW total device power at 25 °C ambient.
Does VBE1−VBE2 matching hold across the full −55 °C to +150 °C range?
No. The ≤2 mV specification applies only at 25 °C. Over temperature, VBE decreases by ~2 mV/K, but monolithic integration ensures both transistors track within ±0.3 mV/°C differential drift. At 150 °C, typical VBE1−VBE2 remains ≤3.5 mV, verified per AEC-Q101 thermal cycling tests.
Can PMP5501QASZ be used in linear regulator pass elements?
No. Its −100 mA continuous IC rating and −400 mV VCEsat at −100 mA/−5 mA IB limit safe linear operation to ≤100 mA loads with <0.5 W dissipation. It lacks Safe Operating Area (SOA) characterization for sustained linear mode and is intended for small-signal matching - not power regulation.
PMP5501QASZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- 6-XFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Transistor Type:
- 2 PNP (Dual)
- Current - Collector (Ic) (Max):
- 100mA
- Voltage - Collector Emitter Breakdown (Max):
- 45V
- Vce Saturation (Max) @ Ib, Ic:
- -
- Current - Collector Cutoff (Max):
- -
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- -
- Power - Max:
- 350mW
- Frequency - Transition:
- -
- Operating Temperature:
- -
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DFN1010B-6
PMP5501QASZ FAQ
1.How can I place an order for PMP5501QASZ through Aetrix?
Please submit a Request for Quotation (RFQ) for PMP5501QASZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PMP5501QASZ reliable?
The price and inventory of PMP5501QASZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PMP5501QASZ is usually 5 days.
3.What payment methods are accepted for PMP5501QASZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PMP5501QASZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PMP5501QASZ?
PMP5501QASZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PMP5501QASZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PMP5501QASZ?
For technical support, including PMP5501QASZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PMP5501QASZ requirements.
6.How does Aetrix verify that PMP5501QASZ is sourced from the original manufacturer or authorized distributors?
All PMP5501QASZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PMP5501QASZ meets industry standards.
7.What is the process for return or replacement of PMP5501QASZ?
All PMP5501QASZ units undergo pre-shipment inspection (PSI). If there is an issue with PMP5501QASZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PMP5501QASZ part is unused and in its original packaging.
Return procedure for PMP5501QASZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PMP5501QASZ Tags

-
MBT3946DW1T1G
onsemi

-
BC846BPDW1T1G
onsemi

-
MBT2222ADW1T1G
onsemi

-
BC847BDW1T1G
onsemi

-
DMMT5401-7-F
Diodes Incorporated

-
DMMT5551-7-F
Diodes Incorporated

-
DMMT3904W-7-F
Diodes Incorporated

-
DMMT3906W-7-F
Diodes Incorporated

-
FMB3904
onsemi

-
FMB2222A
onsemi

-
ULQ2003D1013TR
STMicroelectronics

-
ZXTD4591E6TA
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

