Taiwan Semiconductor Corporation PU2DLS
- Part No.:
- PU2DLS
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- Single Diodes
- Package:
- SOD-123H
- Datasheet:
-
PU2DLS.pdf
- Description:
- 25NS, 2A, 200V, ULTRA FAST RECOV
- Quantity:
- Payment:

- Shipping:

Inventory:20,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PU2DLS from Taiwan Semiconductor is a 2 A, 200 V ultra-fast surface-mount rectifier in SOD-123HE package, featuring 25 ns reverse recovery time, 0.93 V max forward voltage at 2 A/25°C, and 175°C maximum junction temperature-designed for high-frequency switching in DC/DC converters and snubber circuits.
For engineers reviewing the PU2DLS datasheet, PU2DLS pinout, PU2DLS application, or PU2DLS equivalent, key selection criteria include its 200 V repetitive peak reverse voltage, 50 A surge current rating, low 31 pF junction capacitance, thermal resistance of 14 °C/W (junction-to-lead), and RoHS/halogen-free compliance for automated SMT assembly.
Technical Context
The PU2DLS employs planar silicon technology to achieve ultra-fast switching with controlled reverse recovery characteristics. Its 25 ns trr (IF = 0.5 A, IR = 1.0 A, Irr = 0.25 A) and 31 nC Qrr support high-efficiency operation in hard-switched topologies.
Thermally, it delivers RθJL = 14 °C/W and RθJA = 79 °C/W on a 5 mm × 5 mm Cu pad, enabling reliable 2 A continuous conduction at elevated ambient temperatures up to 125°C with derating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 200 V - supports input rails up to 140 V DC in offline or industrial DC/DC designs |
| IF | 2 A continuous - suitable for medium-power output rectification without forced cooling |
| trr | 25 ns - minimizes switching losses in >100 kHz converters and reduces EMI generation |
| VF max | 0.93 V @ 2 A, 25°C - enables low conduction loss and <1.9 W dissipation at full load |
| CJ | 31 pF @ 4 V - limits capacitive turn-on current and improves high-frequency stability |
| TJ max | 175°C - allows operation in thermally constrained environments including sealed enclosures |
Pinout & Package
Package: SOD-123HE - ultra-compact surface-mount plastic case (2.7 mm × 1.6 mm × 1.1 mm), matte tin-plated leads, moisture sensitivity level 1, UL 94V-0 rated molding compound.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Current entry point during forward conduction | Connected to lower-potential node (e.g., switch node in flyback secondary) |
| Cathode | Current exit point; marked by band on package | Connected to output rail or filter capacitor positive terminal |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-fast recovery | 25 ns trr enables use in 200–500 kHz SMPS without excessive switching loss |
| Low forward voltage | 0.87 V typical @ 2 A/25°C reduces conduction loss vs. standard fast rectifiers |
| High surge capability | 50 A IFSM (8.3 ms) withstands transient overloads in power supply startup |
| Thermal robustness | RθJL = 14 °C/W supports direct PCB heat sinking without thermal vias |
| Automated assembly ready | SOD-123HE footprint and J-STD-002 solderability ensure high-yield reflow placement |
Applications
| AC-DC Adapter Secondary Rectification | DC/DC Converter Output Stage |
|---|---|
Use Scenario: 12–24 V output rectification in compact wall adapters with 100–200 kHz flyback topology. IC Role / Device Role / Timing Role: Primary unidirectional power conversion element handling 2 A average output current. Use Value: 25 ns trr and 0.93 V VF max reduce switching and conduction losses, improving efficiency by ≥0.8% over standard FR107 equivalents. | Use Scenario: Isolated 5 V/2 A output stage in telecom DC/DC modules operating at 300 kHz. IC Role / Device Role / Timing Role: Synchronous rectifier replacement where gate drive complexity is avoided. Use Value: 31 pF CJ and low Qrr minimize ringing and EMI, easing EMC compliance without added snubbers. |
| Snubber Network Diode | Industrial Motor Drive Clamp |
Use Scenario: RCD snubber across MOSFETs in 48 V input motor controllers switching at 150 kHz. IC Role / Device Role / Timing Role: Fast recovery path for inductive energy dissipation during turn-off. Use Value: 200 V VRRM and 25 ns trr prevent voltage overshoot beyond 180 V while limiting snubber loss. | Use Scenario: Freewheeling/clamp diode across 24–48 V brushed DC motor windings with PWM commutation. IC Role / Device Role / Timing Role: Bidirectional energy recirculation path during PWM off-time. Use Value: 175°C TJ max and 50 A IFSM sustain repeated inductive kickback pulses without thermal runaway. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-fast rectifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STTH2R02 | 200 V VRRM, 2 A IF, 35 ns trr, TO-277 package (larger footprint) | Higher thermal mass but requires larger PCB area; not SOD-123HE drop-in | Select when higher surge margin or legacy TO-277 layout exists |
| ES2D | 200 V VRRM, 2 A IF, 35 ns trr, same SOD-123HE package, 1.15 V VF max | Higher forward loss increases conduction heating; identical footprint | Acceptable only if efficiency penalty ≤0.5% is tolerable and cost is primary driver |
Compared with STTH2R02 and ES2D, the PU2DLS offers the lowest trr (25 ns) and VF (0.93 V) in SOD-123HE, delivering superior high-frequency efficiency and minimal board space-critical for space-constrained 2 A DC/DC outputs.
Availability
PU2DLS is available at Aetrix Electronics and suitable for high-frequency switching, DC/DC converter output rectification, and snubber circuit applications requiring stable component supply, consistent parametric performance, and RoHS-compliant manufacturing.
Supply support for PU2DLS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor Corporation (TSC) is a vertically integrated analog and discrete semiconductor manufacturer headquartered in Hsinchu, Taiwan, serving global power, automotive, and industrial markets since 1979.
The PU2DLS belongs to TSC's PU2xLS ultra-fast rectifier family, engineered specifically for high-efficiency, high-frequency power conversion where low Qrr, tight VF distribution, and SMT scalability are critical.
FAQ
What is the maximum repetitive peak reverse voltage rating for PU2DLS?
The PU2DLS has a specified VRRM of 200 V, verified per Taiwan Semiconductor's A2210 datasheet revision. This rating ensures safe operation under transient reverse bias up to 200 V in continuous switching applications such as DC/DC converters and snubbers. Exceeding this voltage risks avalanche breakdown and permanent device failure. The PU2DLS must be selected with appropriate voltage derating margins-typically ≥20%-in systems with voltage spikes or ringing.
Does PU2DLS have a documented reverse recovery time, and under what test conditions?
Yes, the PU2DLS specifies a maximum reverse recovery time (trr) of 25 ns, measured under IF = 0.5 A, IR = 1.0 A, and Irr = 0.25 A per the official A2210 datasheet. An alternate condition yields 30 ns (IF = 1.0 A, di/dt = 50 A/µs, VR = 30 V). These values confirm the PU2DLS is optimized for high-frequency switching, distinguishing it from standard recovery rectifiers. Designers should reference the PU2DLS trr when calculating switching losses in topologies above 100 kHz.
Is PU2DLS compatible with lead-free reflow soldering processes?
Yes, the PU2DLS features matte tin-plated leads qualified per J-STD-002 for solderability and complies with RoHS and halogen-free standards (IEC 61249-2-21). Its SOD-123HE package is rated for moisture sensitivity level 1 (MSL-1), meaning it can be stored indefinitely at ≤30°C/60% RH and withstand standard lead-free reflow profiles-including peak temperatures up to 260°C-without preconditioning. This makes PU2DLS fully compatible with modern automated SMT lines.
What is the thermal resistance from junction to lead (RθJL) for PU2DLS, and how does it impact heatsinking?
The PU2DLS has a typical RθJL of 14 °C/W, measured with the device mounted on a 5 mm × 5 mm copper pad per JEDEC standards. This low value indicates efficient heat transfer from the die directly into the PCB copper, allowing effective passive cooling without dedicated heatsinks. In practice, this enables sustained 2 A operation at ambient temperatures up to 85°C in well-designed layouts-critical for compact DC/DC modules where the PU2DLS serves as the main output rectifier.
How does the forward voltage of PU2DLS vary with temperature and current?
The PU2DLS exhibits a negative temperature coefficient for forward voltage: at 2 A, VF drops from 0.87 V (typical) at 25°C to 0.73 V at 125°C. This behavior reduces conduction loss at elevated temperatures, improving thermal stability. The datasheet confirms VF ≤ 0.93 V at 2 A/25°C and ≤ 0.73 V at 2 A/125°C. Designers using PU2DLS in thermally demanding applications-such as enclosed industrial power supplies-can rely on this characteristic to maintain efficiency across the full -55°C to +175°C junction range.
PU2DLS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Series:
- -
- Package/Case:
- SOD-123H
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Standard
- Voltage - DC Reverse (Vr) (Max):
- 200 V
- Current - Average Rectified (Io):
- 2A
- Voltage - Forward (Vf) (Max) @ If:
- 930 mV @ 2 A
- Speed:
- Fast Recovery =< 500ns, > 200mA (Io)
- Reverse Recovery Time (trr):
- 25 ns
- Current - Reverse Leakage @ Vr:
- 2 µA @ 200 V
- Capacitance @ Vr, F:
- 31pF @ 4V, 1MHz
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-123HE
- Operating Temperature - Junction:
- -55°C ~ 175°C
PU2DLS FAQ
1.How can I place an order for PU2DLS through Aetrix?
Please submit a Request for Quotation (RFQ) for PU2DLS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PU2DLS reliable?
The price and inventory of PU2DLS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PU2DLS is usually 5 days.
3.What payment methods are accepted for PU2DLS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PU2DLS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PU2DLS?
PU2DLS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PU2DLS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PU2DLS?
For technical support, including PU2DLS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PU2DLS requirements.
6.How does Aetrix verify that PU2DLS is sourced from the original manufacturer or authorized distributors?
All PU2DLS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PU2DLS meets industry standards.
7.What is the process for return or replacement of PU2DLS?
All PU2DLS units undergo pre-shipment inspection (PSI). If there is an issue with PU2DLS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PU2DLS part is unused and in its original packaging.
Return procedure for PU2DLS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PU2DLS Tags

-
1N4448X-TP
Micro Commercial Co

-
1N4148WX-TP
Micro Commercial Co

-
1N4148TR
onsemi

-
MMSD4148T1G
onsemi

-
MMBD914LT3G
onsemi

-
BAS16HT1G
onsemi

-
1N914BWT
onsemi

-
BAS21LT1G
onsemi

-
LL4148
onsemi

-
BAS16LT1G
onsemi

-
MMSD914T1G
onsemi

-
BAV21W-7-F
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
