Taiwan Semiconductor Corporation PU3BB
- Part No.:
- PU3BB
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- Single Diodes
- Package:
- DO-214AA, SMB
- Datasheet:
-
PU3BB.pdf
- Description:
- 25NS, 3A, 100V, ULTRA FAST RECOV
- Quantity:
- Payment:

- Shipping:

Inventory:6,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PU3BB from Taiwan Semiconductor is a 100V, 3A ultra-fast surface-mount rectifier in DO-214AA (SMB) package, featuring 23 ns reverse recovery time, 0.86 V forward voltage at 3.0A/25°C, and 85 A surge current capability-designed for high-frequency switching power supplies and snubber circuits.
For engineers reviewing the PU3BB datasheet, PU3BB pinout, PU3BB application, or PU3BB equivalent, key selection criteria include repetitive peak reverse voltage (100 V), thermal resistance (RθJL = 14 °C/W), junction temperature range (–55 to +175 °C), and RoHS/halogen-free compliance for industrial and automotive-grade power conversion designs.
Technical Context
The PU3BB employs planar silicon technology to achieve ultra-fast recovery with low Qrr (51 nC) and minimal reverse recovery current (IRM = 4.9 A), enabling efficient operation in hard-switched DC/DC converters and clamp/snubber networks where di/dt exceeds 200 A/µs.
Its DO-214AA (SMB) package supports automated placement (MSL Level 1), features matte tin-plated leads per J-STD-002, and delivers RθJA = 71 °C/W on a 10 mm × 10 mm Cu pad-optimized for thermally constrained PCB layouts without heatsinking.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 100 V - Maximum repetitive reverse blocking voltage; defines safe operating limit in flyback/clamp topologies |
| IF | 3 A continuous - Average forward current rating at TA = 25°C; derates linearly above 75°C ambient |
| trr | 23 ns - Measured at IF = 3.0 A, dI/dt = 200 A/µs, VR = 100 V; enables >500 kHz switching |
| VF | 0.86 V @ 3.0 A, 25°C - Low conduction loss improves efficiency in high-duty-cycle rectification |
| IFSM | 85 A @ t = 8.3 ms - Surge withstand capability for inrush and transient overload protection |
| TJ max | +175 °C - High junction temperature rating allows operation in sealed enclosures or under thermal stress |
| RθJL | 14 °C/W - Low junction-to-lead thermal resistance enables direct PCB copper thermal path without solder mask |
Pinout & Package
DO-214AA (SMB) surface-mount package with cathode band marking; two-terminal device (anode and cathode) in standard SMB outline per JEDEC DO-214AA.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Forward current entry point | Connected to lower-potential side of circuit (e.g., switch node in flyback secondary) |
| Cathode | Forward current exit / reverse blocking terminal | Marked by band; connects to output rail or snubber capacitor positive node |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-fast recovery | trr = 23 ns ensures minimal switching loss and EMI in >300 kHz SMPS |
| Low Qrr | 51 nC reduces tail current and associated gate drive stress in synchronous rectifier control |
| High IFSM | 85 A surge rating supports robustness against line transients and startup surges |
| Halogen-free & RoHS | Complies with IEC 61249-2-21 and EU RoHS Directive for green manufacturing |
| MSL Level 1 | No floor life limitation; suitable for standard SMT reflow without baking |
Applications
| Switch-Mode Power Supply Rectification | Snubber Network Diode |
|---|---|
Use Scenario: Secondary-side rectification in 100–300 W offline flyback or forward converters operating at 200–500 kHz. IC Role / Device Role / Timing Role: Unidirectional current steering and energy transfer during switch off-time; critical for output voltage regulation and efficiency. Use Value: 0.86 V VF and 23 ns trr reduce conduction and switching losses, improving full-load efficiency by ≥0.8% vs. standard fast recovery diodes. | Use Scenario: Clamp diode in RCD snubber across MOSFET drain-source in high-voltage DC/DC stages. IC Role / Device Role / Timing Role: Fast turn-off to absorb leakage inductance energy before MOSFET voltage overshoot exceeds VRRM. Use Value: 85 A IFSM and 23 ns trr prevent snap-off failure and minimize voltage spike amplitude during high-dI/dt events. |
| DC/DC Converter Output Stage | High-Frequency Inverter Freewheeling |
Use Scenario: Output rectification in isolated 48 V–12 V telecom or server DC/DC modules with tight thermal budgets. IC Role / Device Role / Timing Role: Conducts load current during transformer secondary conduction phase; blocks reverse voltage during primary switch conduction. Use Value: RθJL = 14 °C/W enables direct thermal coupling to PCB copper, maintaining TJ < 125°C at 3 A without heatsink. | Use Scenario: Freewheeling path in 20–100 kHz half-bridge inverters driving inductive loads (e.g., motor drives, induction heating). IC Role / Device Role / Timing Role: Provides low-loss return path for inductive current when main switches are off; must recover before next commutation edge. Use Value: 51 nC Qrr limits reverse recovery charge injection into gate drivers, reducing spurious turn-on risk in high-side FETs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-fast rectifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Vishay VS-3EYH01-M3/45 | 100 V VRRM, 3 A IF, trr = 25 ns, DO-214AA, but higher VF (0.95 V @ 3 A) | Slightly higher conduction loss; same snubber/SMPS use cases | Prefer PU3BB where <0.87 V VF is required for efficiency-critical designs |
| ON Semiconductor MUR310EG | 100 V VRRM, 3 A IF, trr = 35 ns, DO-201AD (axial), not surface-mount | Through-hole only; incompatible with automated SMT assembly | Select PU3BB for SMB-compatible, MSL Level 1 production lines requiring no manual insertion |
Compared with VS-3EYH01-M3/45 and MUR310EG, the PU3BB offers superior forward voltage and SMT compatibility-making it optimal for space-constrained, high-efficiency, high-volume power supply designs where thermal performance and assembly yield are critical.
Availability
PU3BB is available at Aetrix Electronics and suitable for high-frequency switching power supplies, DC/DC converters, and snubber circuits requiring stable component supply, consistent parametric performance, and long-term industrial lifecycle support.
Supply support for PU3BB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor Corporation (TSC) is a vertically integrated analog and discrete semiconductor manufacturer headquartered in Hsinchu, Taiwan, specializing in power rectifiers, TVS diodes, and MOSFETs for industrial and computing markets.
The PU3BB belongs to TSC's ultra-fast rectifier product line, engineered specifically for high-frequency power conversion systems demanding low Qrr, tight VF tolerance, and robust surge immunity in compact SMB packages.
FAQ
What is the maximum repetitive peak reverse voltage rating for PU3BB?
The PU3BB has a maximum repetitive peak reverse voltage (VRRM) of 100 V, verified per its absolute maximum ratings table. This rating defines the highest reverse-biased voltage the device can block repeatedly without breakdown. Operating above 100 V risks irreversible avalanche failure. The PU3BB datasheet confirms this value applies exclusively to the PU3BB variant-not the PU3DB (200 V) version.
Does PU3BB support lead-free reflow soldering processes?
Yes, the PU3BB supports lead-free reflow soldering per J-STD-002. Its matte tin-plated leads are rated for peak temperatures up to 260°C, and its moisture sensitivity level is MSL Level 1-meaning no baking is required prior to assembly. The device's DO-214AA (SMB) package is qualified for standard Pb-free reflow profiles used in high-volume SMT lines.
What is the typical reverse recovery time (trr) of PU3BB under realistic switching conditions?
The PU3BB exhibits a typical reverse recovery time (trr) of 23 ns when tested at IF = 3.0 A, dI/dt = 200 A/µs, and VR = 100 V-conditions representative of hard-switched SMPS operation. This value is confirmed in the electrical specifications section and is lower than the 31 ns measured at lower dI/dt (50 A/µs), reflecting its optimized ultra-fast recovery behavior under high-stress switching.
Can PU3BB be used as a direct replacement for MUR310 in existing designs?
No, PU3BB is not a direct replacement for MUR310 due to package and pinout incompatibility: PU3BB uses DO-214AA (SMB), while MUR310 uses DO-201AD (axial). Though both are 100 V, 3 A ultra-fast rectifiers, the PU3BB requires PCB layout changes. For drop-in SMT alternatives, consider VS-3EYH01-M3/45-but verify VF and thermal design impact.
What is the junction-to-ambient thermal resistance (RθJA) of PU3BB on a standard test board?
The PU3BB has a junction-to-ambient thermal resistance (RθJA) of 71 °C/W when mounted on a 10 mm × 10 mm copper pad PCB per JEDEC standards. This value assumes no additional heatsinking and reflects worst-case natural convection. For improved thermal performance, designers may increase copper area or add thermal vias-though RθJL = 14 °C/W enables efficient heat transfer directly to the PCB lead frame.
PU3BB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Series:
- -
- Package/Case:
- DO-214AA, SMB
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Standard
- Voltage - DC Reverse (Vr) (Max):
- 100 V
- Current - Average Rectified (Io):
- 3A
- Voltage - Forward (Vf) (Max) @ If:
- 930 mV @ 3 A
- Speed:
- Fast Recovery =< 500ns, > 200mA (Io)
- Reverse Recovery Time (trr):
- 25 ns
- Current - Reverse Leakage @ Vr:
- 2 µA @ 100 V
- Capacitance @ Vr, F:
- 47pF @ 4V, 1MHz
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AA (SMB)
- Operating Temperature - Junction:
- -55°C ~ 175°C
PU3BB FAQ
1.How can I place an order for PU3BB through Aetrix?
Please submit a Request for Quotation (RFQ) for PU3BB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PU3BB reliable?
The price and inventory of PU3BB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PU3BB is usually 5 days.
3.What payment methods are accepted for PU3BB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PU3BB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PU3BB?
PU3BB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PU3BB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PU3BB?
For technical support, including PU3BB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PU3BB requirements.
6.How does Aetrix verify that PU3BB is sourced from the original manufacturer or authorized distributors?
All PU3BB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PU3BB meets industry standards.
7.What is the process for return or replacement of PU3BB?
All PU3BB units undergo pre-shipment inspection (PSI). If there is an issue with PU3BB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PU3BB part is unused and in its original packaging.
Return procedure for PU3BB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PU3BB Tags

-
1N4448X-TP
Micro Commercial Co

-
1N4148WX-TP
Micro Commercial Co

-
1N4148TR
onsemi

-
MMSD4148T1G
onsemi

-
MMBD914LT3G
onsemi

-
BAS16HT1G
onsemi

-
1N914BWT
onsemi

-
BAS21LT1G
onsemi

-
LL4148
onsemi

-
BAS16LT1G
onsemi

-
MMSD914T1G
onsemi

-
BAV21W-7-F
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
