Taiwan Semiconductor Corporation PUAD4B
- Part No.:
- PUAD4B
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- Single Diodes
- Package:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Datasheet:
-
PUAD4B.pdf
- Description:
- 25NS, 4A, 100V, ULTRA FAST RECOV
- Quantity:
- Payment:

- Shipping:

Inventory:4,500
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PUAD4B from Taiwan Semiconductor is a 4A, 100V ultra-fast surface-mount rectifier in ThinDPAK package, featuring 20 ns reverse recovery time, 0.85 V forward voltage at 4A/25°C, and 130 A surge current capability; it serves as a primary output rectifier in high-frequency DC/DC converters.
For engineers reviewing the PUAD4B datasheet, PUAD4B pinout, PUAD4B application, or PUAD4B equivalent, key selection criteria include its 100 V repetitive peak reverse voltage, 3.5 °C/W junction-to-lead thermal resistance, low 77 pF junction capacitance, and suitability for snubber circuits requiring fast switching and low stored charge.
Technical Context
The PUAD4B employs planar silicon technology to achieve ultra-fast recovery with trr ≤ 20 ns under IF = 4.0A, di/dt = 200A/µs, VR = 100V conditions, and delivers Qrr = 42 nC - enabling efficient operation in hard-switched topologies above 100 kHz.
Its single-die ThinDPAK construction provides RθJC = 2.0 °C/W and RθJA = 11.8 °C/W (on 2" × 3" × 0.25" Al heatsink), supporting continuous 4A conduction at TJ ≤ 175°C while maintaining low forward power loss (VF = 0.71 V at 4A/125°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 100 V - maximum repetitive reverse blocking voltage; defines safe operating limit in flyback or LLC secondary-side rectification |
| IF | 4 A - continuous average forward current; supports compact 20–50 W DC/DC outputs without forced air |
| trr | 20 ns - measured at IF = 4.0A, di/dt = 200A/µs, VR = 100V; enables minimal switching loss in >200 kHz SMPS |
| Qrr | 42 nC - reverse recovery charge; directly impacts turn-on loss of synchronous FETs in hybrid rectification |
| RθJL | 3.5 °C/W - junction-to-lead thermal resistance; allows direct PCB copper pour heat sinking without clip bonding |
| CJ | 77 pF - junction capacitance at 1 MHz, VR = 4 V; limits high-frequency displacement current in snubber networks |
Pinout & Package
Package: ThinDPAK (JEDEC TO-252 variation AE), 3-terminal surface-mount package with exposed drain pad (Pin 2) for thermal and electrical connection; cathode indicated by band on Pin 3 side.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 | Anode | Input terminal for forward conduction; connects to transformer secondary or switch node in non-synchronous buck |
| Pin 2 | Cathode / Exposed Pad | Output terminal and primary thermal path; must be soldered to ≥250 mm² copper area for RθJA compliance |
| Pin 3 | Cathode | Secondary cathode connection; paralleled with Pin 2 in layout to minimize inductance in high-di/dt paths |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-fast recovery | trr ≤ 20 ns ensures <1% switching loss contribution in 300 kHz flyback designs |
| Low VF at high temperature | VF = 0.71 V @ 4A/125°C maintains efficiency during thermal stress without derating |
| ThinDPAK thermal performance | RθJL = 3.5 °C/W enables 4A operation with only PCB copper - no heatsink required |
| Snubber-optimized capacitance | CJ = 77 pF minimizes ringing in RCD clamp circuits operating up to 500 kHz |
Applications
| High-Frequency DC/DC Converter | Active Clamp Forward Snubber |
|---|---|
Use Scenario: Secondary-side rectification in 200–500 kHz isolated DC/DC modules for telecom and server PSUs. IC Role / Device Role / Timing Role: Ultra-fast unidirectional power switch replacing Schottky diodes where 100 V rating suffices. Use Value: 20 ns trr and 42 nC Qrr reduce turn-on loss in synchronous FETs and improve full-load efficiency by 0.8% over standard FRDs. | Use Scenario: Snubber diode in active clamp forward converters handling 30–100 V bus voltages. IC Role / Device Role / Timing Role: Fast-recovery clamp path for energy recycling during main switch turn-off. Use Value: Low 77 pF CJ and 0.85 V VF at 4A minimize voltage overshoot and clamp loss during 100 ns transitions. |
| Industrial Motor Drive Auxiliary Supply | LED Driver Output Rectification |
Use Scenario: Auxiliary bias supply rectifier in IGBT gate driver boards operating at 85–265 VAC input. IC Role / Device Role / Timing Role: Input-stage rectifier feeding offline controller ICs with tight space constraints. Use Value: ThinDPAK footprint saves >40% board area vs. TO-220; 130 A IFSM withstands inrush surges from bulk capacitors. | Use Scenario: Constant-current output rectification in 40–60 W isolated LED drivers for street lighting. IC Role / Device Role / Timing Role: Primary output rectifier in quasi-resonant flyback topology. Use Value: 175°C TJ max and 0.71 V VF at 125°C sustain reliability in enclosed, thermally limited luminaires. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-fast rectifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STTH4L06D | 600 V VRRM, 4 A IF, trr = 35 ns, VF = 1.15 V @ 4A/25°C | Higher voltage margin but slower recovery and higher conduction loss | Preferable where 600 V isolation or legacy design reuse is required; not optimal for >200 kHz operation |
| MBR4100CT | 100 V VRRM, 4 A IF per diode, dual common-cathode Schottky, VF = 0.75 V @ 4A/25°C, no reverse recovery | No Qrr or trr, but limited to ≤150°C TJ and higher leakage (IR = 100 µA @ 100 V) | Better for low-noise, low-loss <150°C environments; unsuitable for high-temperature industrial use |
Compared with STTH4L06D and MBR4100CT, the PUAD4B uniquely balances 100 V rating, 20 ns trr, 175°C operation, and 0.71 V VF at 125°C - making it optimal for thermally constrained, high-frequency industrial power supplies where Schottky leakage or FRD slowness are unacceptable.
Availability
PUAD4B is available at Aetrix Electronics and suitable for high-frequency DC/DC converters, active clamp snubbers, and industrial auxiliary power supplies requiring stable component supply and long-term manufacturability.
Supply support for PUAD4B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor Corporation (TSC) is a vertically integrated analog and discrete semiconductor manufacturer headquartered in Hsinchu, Taiwan, serving global power electronics markets since 1979.
The PUAD4B belongs to TSC's ultra-fast rectifier product line, engineered specifically for high-efficiency, high-frequency switching power supplies where low Qrr, tight VF consistency, and robust thermal performance are critical.
FAQ
What is the maximum junction temperature rating for PUAD4B?
The PUAD4B has a maximum junction temperature (TJ MAX) of +175°C, verified per absolute maximum ratings table. This allows sustained 4A operation in sealed industrial enclosures without active cooling, provided PCB copper area meets thermal design guidelines. The PUAD4B maintains stable VF and trr performance up to this limit, unlike many Schottky alternatives that degrade above 150°C.
Does PUAD4B have a specified reverse recovery charge (Qrr)?
Yes, the PUAD4B specifies Qrr = 42 nC under conditions IF = 4.0A, di/dt = 200A/µs, VR = 100V. This value is critical for estimating turn-on losses in synchronous rectification circuits and is confirmed in the Electrical Specifications table on page 2 of the official TSC datasheet revision A2302.
What is the marking code printed on the PUAD4B device body?
The PUAD4B is marked with "UAD4B" on its top surface, as stated in the Absolute Maximum Ratings table. This 5-character laser marking distinguishes it from the 200V variant PUAD4D (marked "UAD4D") and confirms the 100V VRRM rating during visual inspection or automated optical sorting.
Is PUAD4B RoHS compliant and halogen-free?
Yes, the PUAD4B is RoHS compliant and halogen-free, as explicitly stated in the FEATURES section of the official TSC documentation. It meets JEDEC J-STD-020 moisture sensitivity level 1 and passes JESD 201 class 2 whisker testing - confirming suitability for lead-free reflow assembly without delamination or tin whisker risk.
What is the thermal resistance from junction to ambient (RθJA) for PUAD4B?
The PUAD4B has RθJA = 11.8 °C/W when mounted on a 2" × 3" × 0.25" aluminum heatsink, per Thermal Performance table. This value assumes full thermal pad soldering and is used for worst-case thermal design; actual RθJA on standard PCBs ranges 45–65 °C/W depending on copper area and layer count.
PUAD4B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Series:
- -
- Package/Case:
- TO-252-3, DPAK (2 Leads + Tab), SC-63
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Standard
- Voltage - DC Reverse (Vr) (Max):
- 100 V
- Current - Average Rectified (Io):
- 4A
- Voltage - Forward (Vf) (Max) @ If:
- 920 mV @ 4 A
- Speed:
- Fast Recovery =< 500ns, > 200mA (Io)
- Reverse Recovery Time (trr):
- 25 ns
- Current - Reverse Leakage @ Vr:
- 2 µA @ 100 V
- Capacitance @ Vr, F:
- 77pF @ 4V, 1MHz
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- ThinDPAK
- Operating Temperature - Junction:
- -55°C ~ 175°C
PUAD4B FAQ
1.How can I place an order for PUAD4B through Aetrix?
Please submit a Request for Quotation (RFQ) for PUAD4B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PUAD4B reliable?
The price and inventory of PUAD4B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PUAD4B is usually 5 days.
3.What payment methods are accepted for PUAD4B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PUAD4B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PUAD4B?
PUAD4B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PUAD4B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PUAD4B?
For technical support, including PUAD4B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PUAD4B requirements.
6.How does Aetrix verify that PUAD4B is sourced from the original manufacturer or authorized distributors?
All PUAD4B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PUAD4B meets industry standards.
7.What is the process for return or replacement of PUAD4B?
All PUAD4B units undergo pre-shipment inspection (PSI). If there is an issue with PUAD4B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PUAD4B part is unused and in its original packaging.
Return procedure for PUAD4B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PUAD4B Tags

-
1N4448X-TP
Micro Commercial Co

-
1N4148WX-TP
Micro Commercial Co

-
1N4148TR
onsemi

-
MMSD4148T1G
onsemi

-
MMBD914LT3G
onsemi

-
BAS16HT1G
onsemi

-
1N914BWT
onsemi

-
BAS21LT1G
onsemi

-
LL4148
onsemi

-
BAS16LT1G
onsemi

-
MMSD914T1G
onsemi

-
BAV21W-7-F
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
