Nexperia USA Inc. PUMX1,115
- Part No.:
- PUMX1,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Bipolar Transistor Arrays
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
PUMX1,115.pdf
- Description:
- TRANS 2NPN 40V 100MA 6-TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:5,411
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PUMX1 from Nexperia is a dual NPN general-purpose transistor in a SOT363-3 (TSSOP6) package, rated for 40 V VCEO and 100 mA IC per transistor, with DC current gain (hFE) ≥120 at VCE = 6 V, IC = 1 mA, Tamb = 25 °C, and AEC-Q101 qualified for automotive use.
For engineers reviewing the PUMX1 datasheet, PUMX1 pinout, PUMX1 application, or PUMX1 equivalent, this device supports compact dual-transistor switching and amplification in space-constrained PCB layouts where thermal resistance (Rth(j-a) = 416 K/W) and low saturation voltage (VCEsat ≤ 200 mV at IC = 50 mA, IB = 5 mA) are critical.
Technical Context
The PUMX1 integrates two electrically isolated NPN transistors in a single 6-pin surface-mount package, enabling independent control of each transistor's base-emitter and collector-emitter paths. Its AEC-Q101 qualification confirms suitability for automotive ambient temperature ranges (−65 °C to +150 °C) and reliability under thermal cycling and mechanical stress.
Each transistor operates with VCEO = 40 V, VCBO = 50 V, and VEBO = 5 V, supporting biasing flexibility and robustness against transient overvoltage. The device delivers fT = 100 MHz and Cc = 1.5 pF, indicating usable high-frequency small-signal performance within general-purpose bandwidth limits.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | 40 V - Maximum safe collector-emitter voltage with base open; defines upper rail limit for switching applications. |
| IC | 100 mA - Continuous collector current per transistor; sets maximum load drive capability in linear or saturated operation. |
| hFE | ≥120 - Minimum DC current gain at 1 mA collector current; ensures reliable base drive margin for digital switching. |
| VCEsat | ≤200 mV - Collector-emitter saturation voltage at IC/IB = 10; minimizes conduction loss and self-heating in on-state. |
| Rth(j-a) | 416 K/W - Junction-to-ambient thermal resistance on FR4 PCB; determines required derating above 25 °C ambient. |
| fT | 100 MHz - Transition frequency at VCE = 12 V, IC = 2 mA; indicates usable bandwidth for low-gain RF or fast-switching signals. |
Pinout & Package
Package: SOT363-3 (TSSOP6), 6-lead plastic surface-mount package with 0.65 mm pitch, 2.2 mm × 1.35 mm body size, and exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Emitter of TR1 | Low-side current return path for first transistor; connects to ground or emitter resistor in common-emitter configuration. |
| 2 | Base of TR1 | Control input for TR1; requires current-limiting resistor to set operating point or enable digital switching. |
| 3 | Collector of TR2 | High-side output node for second transistor; used as active load or switch output in dual-stage circuits. |
| 4 | Emitter of TR2 | Low-side return for TR2; electrically isolated from E1, enabling independent bias networks. |
| 5 | Base of TR2 | Independent control input for TR2; allows asynchronous or complementary switching relative to TR1. |
| 6 | Collector of TR1 | Primary output node for TR1; commonly tied to pull-up resistor or load in switching applications. |
Key Features
| Feature | Design Value |
|---|---|
| Double NPN topology | Two fully isolated transistors in one footprint-reduces board area by ~40% vs. discrete SOT23 pairs. |
| AEC-Q101 qualification | Validated for automotive-grade temperature cycling, humidity, and mechanical shock-enables direct use in cabin and powertrain modules. |
| Low VCEsat | 200 mV max at IC = 50 mA-reduces power dissipation to ≤10 mW per transistor in saturated switching, easing thermal design. |
| Small-outline SMT package | SOT363-3 (TSSOP6) with 0.65 mm lead pitch-compatible with standard reflow profiles and automated optical inspection (AOI). |
Applications
| Automotive Interior Lighting Control | Industrial Sensor Signal Conditioning |
|---|---|
|
Use Scenario: Driving LED strings in dashboard backlighting and door courtesy lights using PWM dimming. IC Role / Device Role / Timing Role: Dual NPN switch: TR1 controls PWM gate drive to MOSFET; TR2 buffers microcontroller GPIO to isolate logic from load transients. Use Value: AEC-Q101 rating ensures reliability across −40 °C to +105 °C ambient; low VCEsat minimizes heat buildup in sealed enclosures. |
Use Scenario: Amplifying low-level analog outputs from thermistors and bridge sensors before ADC sampling. IC Role / Device Role / Timing Role: TR1 configured as common-emitter amplifier; TR2 used as level-shifting emitter follower for rail-to-rail signal buffering. Use Value: hFE ≥120 guarantees stable gain at µA-level bias currents; matched characteristics between transistors improve differential pair consistency. |
| Consumer Appliance Motor Driver Stage | IoT Edge Node Power Sequencing |
|
Use Scenario: Controlling small brushed DC motors in smart home appliances (e.g., vent dampers, pump actuators). IC Role / Device Role / Timing Role: TR1 switches motor supply via external flyback diode; TR2 drives enable/disable logic for auxiliary circuitry. Use Value: 40 V VCEO supports 24 V nominal systems with surge margin; 200 mW per-device power rating enables continuous duty without heatsinking. |
Use Scenario: Sequencing power-on reset for MCU, radio, and sensor subsystems in battery-powered edge nodes. IC Role / Device Role / Timing Role: TR1 acts as delay timer via RC base network; TR2 provides clean enable signal with hysteresis via emitter feedback. Use Value: Low leakage (ICBO ≤ 100 nA at 25 °C) preserves battery life during deep sleep; dual topology eliminates need for two separate SOT23 parts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual NPN transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BC846BPDW1T1G | Same SOT363-3 package; hFE = 200–450 (higher gain band); VCEO = 65 V; not AEC-Q101 qualified. | Preferred for non-automotive precision amplification where higher gain and voltage headroom are needed. | Select when gain consistency and voltage margin outweigh automotive qualification requirements. |
| MBT3904DW1T1G | SOT363-3; VCEO = 40 V; hFE = 100–300; AEC-Q101 qualified; lower IC rating (200 mA peak, 100 mA continuous same as PUMX1). | Identical automotive qualification and voltage rating; optimized for higher-speed switching (fT = 300 MHz). | Choose when faster turn-on/turn-off (e.g., >100 kHz PWM) is required without sacrificing qualification or footprint. |
Compared with BC846BPDW1T1G and MBT3904DW1T1G, the PUMX1 offers balanced gain (hFE ≥120), guaranteed automotive qualification, and optimized thermal resistance for sustained 100 mA operation-making it ideal for cost-sensitive, thermally constrained automotive and industrial control nodes where moderate speed suffices.
Availability
PUMX1 is available at Aetrix Electronics and suitable for automotive interior lighting control, industrial sensor signal conditioning, and IoT edge node power sequencing requiring stable component supply, long-term lifecycle support, and AEC-Q101 compliance.
Supply support for PUMX1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Nexperia is a global semiconductor expert focused on high-volume, high-reliability essential semiconductors for automotive, industrial, mobile, and computing markets.
The PUMX1 belongs to Nexperia's general-purpose bipolar transistor product line, designed specifically for space-constrained, thermally sensitive applications requiring dual-transistor integration and automotive-grade reliability without premium cost.
FAQ
Is the PUMX1 pin-compatible with other SOT363-3 dual transistors?
Yes-the PUMX1 uses the standard TSSOP6 (SOT363-3) pinout defined in Table 2 of its datasheet: Pin 1 = E1, Pin 2 = B1, Pin 3 = C2, Pin 4 = E2, Pin 5 = B2, Pin 6 = C1. This matches industry-standard dual NPN layouts including BC846BPDW1T1G and MBT3904DW1T1G, enabling drop-in replacement where electrical specs align.
What is the maximum allowable junction temperature during continuous operation?
The absolute maximum junction temperature (Tj) for the PUMX1 is 150 °C. For continuous operation at full 100 mA per transistor, ambient temperature must be limited to ≤75 °C when mounted on an FR4 PCB with single-sided copper, based on Rth(j-a) = 416 K/W and Ptot = 200 mW per transistor (300 mW per device).
Does the PUMX1 support linear (analog) operation, or is it intended only for switching?
The PUMX1 supports both linear and switching operation. Its specified hFE, VBE, and VCEsat curves across temperature (Fig. 1–4), plus fT = 100 MHz and low Cc = 1.5 pF, confirm suitability for small-signal amplification, active loads, and emitter followers-provided biasing stays within limiting values like IC ≤ 100 mA and Ptot ≤ 200 mW per transistor.
How does AEC-Q101 qualification impact the PUMX1's use in non-automotive designs?
AEC-Q101 qualification means the PUMX1 has passed accelerated stress tests for temperature cycling, humidity, mechanical shock, and ESD-resulting in higher intrinsic reliability and longer field lifetime. While not required outside automotive, this qualification provides design margin for industrial, medical, and harsh-environment applications where extended service life and failure avoidance are critical.
PUMX1,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Transistor Type:
- 2 NPN (Dual)
- Current - Collector (Ic) (Max):
- 100mA
- Voltage - Collector Emitter Breakdown (Max):
- 40V
- Vce Saturation (Max) @ Ib, Ic:
- 200mV @ 5mA, 50mA
- Current - Collector Cutoff (Max):
- 100nA (ICBO)
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 120 @ 1mA, 6V
- Power - Max:
- 300mW
- Frequency - Transition:
- 100MHz
- Operating Temperature:
- 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSSOP
PUMX1,115 FAQ
1.How can I place an order for PUMX1,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PUMX1,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PUMX1,115 reliable?
The price and inventory of PUMX1,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PUMX1,115 is usually 5 days.
3.What payment methods are accepted for PUMX1,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PUMX1,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PUMX1,115?
PUMX1,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PUMX1,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PUMX1,115?
For technical support, including PUMX1,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PUMX1,115 requirements.
6.How does Aetrix verify that PUMX1,115 is sourced from the original manufacturer or authorized distributors?
All PUMX1,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PUMX1,115 meets industry standards.
7.What is the process for return or replacement of PUMX1,115?
All PUMX1,115 units undergo pre-shipment inspection (PSI). If there is an issue with PUMX1,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PUMX1,115 part is unused and in its original packaging.
Return procedure for PUMX1,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PUMX1,115 Tags

-
MBT3946DW1T1G
onsemi

-
BC846BPDW1T1G
onsemi

-
MBT2222ADW1T1G
onsemi

-
BC847BDW1T1G
onsemi

-
DMMT5401-7-F
Diodes Incorporated

-
DMMT5551-7-F
Diodes Incorporated

-
DMMT3904W-7-F
Diodes Incorporated

-
DMMT3906W-7-F
Diodes Incorporated

-
FMB3904
onsemi

-
FMB2222A
onsemi

-
ULQ2003D1013TR
STMicroelectronics

-
ZXTD4591E6TA
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

