Nexperia USA Inc. PUMZ2,115
- Part No.:
- PUMZ2,115
- Manufacturer:
- Nexperia USA Inc.
- Category:
- Bipolar Transistor Arrays
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
PUMZ2,115.pdf
- Description:
- TRANS NPN/PNP 50V 150MA 6-TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:8,985
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
PUMZ2 from NXP Semiconductors is an NPN/PNP general-purpose double transistor in SOT363 (SC-88) package, integrating complementary bipolar junction transistors on a single die for compact dual-polarity switching and amplification. It supports 50 V VCEO, 150 mA IC per transistor, and delivers hFE of 120–560 (TR1 PNP) and 100–560 (TR2 NPN), used in discrete logic level translation and push-pull output stages.
For engineers reviewing the PUMZ2 datasheet, PUMZ2 pinout, PUMZ2 application, or PUMZ2 equivalent, key selection criteria include verified dual-transistor thermal coupling in SC-88, matched DC gain across TR1/TR2, low VCEsat (−500 mV / +250 mV), and compatibility with high-density PCB layouts requiring space-constrained dual-polarity control.
Technical Context
The PUMZ2 integrates one PNP (TR1) and one NPN (TR2) BJT sharing a common substrate, enabling tightly coupled thermal behavior and matched switching timing-critical for complementary emitter-follower or totem-pole driver configurations. Its pinout places base terminals adjacent (pins 2 and 3), facilitating direct gate/base drive routing without cross-coupling traces.
Each transistor operates independently with absolute maximum ratings defined per device: 50 V VCEO, 150 mA IC, and 180 mW per-transistor power dissipation at Tamb ≤25 °C. The SOT363 package provides 417 K/W device-level Rth(j-a), supporting stable operation up to 150 °C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VCEO | 50 V - Maximum safe collector-emitter voltage with base open; defines rail tolerance for switching applications. |
| IC (DC) | 150 mA - Continuous collector current per transistor; sets load-driving capability in linear or saturated mode. |
| hFE (TR1) | 120–560 - DC current gain for PNP transistor at VCE = 6 V, IC = 1 mA; enables predictable base drive sizing. |
| VCEsat (TR1/TR2) | −500 mV / +250 mV - Saturation voltage at IC = ±50 mA, IB = ±5 mA; determines conduction loss in switching circuits. |
| fT (TR1/TR2) | 190 MHz / 100 MHz - Transition frequency at specified bias; indicates usable bandwidth for small-signal amplification. |
| Rth(j-a) (device) | 417 K/W - Junction-to-ambient thermal resistance for full device; informs heatsinking requirements on FR4 PCB. |
Pinout & Package
SOT363 (SC-88) is a 6-lead plastic surface-mounted package measuring 2.2 mm × 1.35 mm × 0.95 mm, optimized for high-density placement and reflow compatibility.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | Emitter TR1 (PNP) | Current sink terminal for PNP transistor; connects to load return path in high-side switch configuration. |
| 2 | Base TR1 (PNP) | Control input for PNP transistor; requires negative-going signal relative to emitter for turn-on. |
| 3 | Base TR2 (NPN) | Control input for NPN transistor; accepts positive-going signal relative to emitter for turn-on. |
| 4 | Collector TR2 (NPN) | Current source terminal for NPN transistor; ties to supply rail in low-side switch or amplifier output stage. |
| 5 | Emiter TR2 (NPN) | Current sink terminal for NPN transistor; commonly grounded in common-emitter amplifier or switch. |
| 6 | Collector TR1 (PNP) | Current source terminal for PNP transistor; connects to load supply in high-side switch or complementary pair. |
Key Features
| Feature | Design Value |
|---|---|
| Complementary NPN/PNP pairing | Single-package integration eliminates layout mismatch and thermal drift between discrete pairs in push-pull drivers. |
| Matched hFE range | 120–560 for both TR1 (PNP) and TR2 (NPN) at same test conditions-enables balanced current sourcing/sinking in analog feedback paths. |
| Low VCEsat | −500 mV (TR1) and +250 mV (TR2) at rated IC/IB-reduces conduction loss in battery-powered or thermally constrained designs. |
| High fT asymmetry | 190 MHz (TR1) vs. 100 MHz (TR2)-supports fast PNP switching in level-shifting interfaces where NPN speed suffices for lower-side control. |
Applications
| LED Driver Circuit | Level Translation Interface |
|---|---|
|
Use Scenario: Driving bi-color LED with common-anode configuration requiring alternating current sourcing (PNP) and sinking (NPN). IC Role / Device Role / Timing Role: Dual-transistor acts as complementary switch pair controlling LED polarity and brightness via PWM-modulated bases. Use Value: Eliminates need for two separate SOT23 devices and matching external resistors, reducing BOM count by 3 components and PCB area by 40%. |
Use Scenario: Translating 3.3 V logic signals to 5 V or 12 V rails in microcontroller I/O expansion. IC Role / Device Role / Timing Role: PNP (TR1) pulls up to higher voltage; NPN (TR2) pulls down to ground-forming active-high/active-low bidirectional translator. Use Value: Achieves sub-100 ns propagation delay with matched edge rates due to monolithic thermal coupling, avoiding skew-induced glitches. |
| Push-Pull Audio Preamp | Discrete Logic Inverter |
|
Use Scenario: Class AB output stage for low-power audio signal buffering in portable speakers or headset amps. IC Role / Device Role / Timing Role: TR1 (PNP) and TR2 (NPN) operate in complementary emitter-follower configuration delivering low-output-impedance drive. Use Value: Delivers <1% THD at 1 kHz with 100 Ω load using only passive biasing-no op-amp required, cutting system cost by $0.18/unit. |
Use Scenario: Implementing non-inverting or inverting logic gates in legacy TTL/CMOS mixed-signal systems where IC logic is unavailable. IC Role / Device Role / Timing Role: Configured as Schmitt-trigger inverter using resistor feedback; TR1/TR2 provide hysteresis and rail-to-rail swing. Use Value: Supports 10 MHz toggle rate with 2.5 V to 15 V supply flexibility-enables field repair of obsolete logic boards without redesign. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar NPN/PNP double transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| BC847BDW1T1G | Higher hFE spread (110–800), 100 mA IC, SOT363 package, but no guaranteed TR1/TR2 gain matching. | Less suitable for precision push-pull biasing; acceptable for basic switching where gain variation is tolerable. | Select when cost sensitivity outweighs gain matching; verify base resistor values across production lots. |
| MBT3904DW1T1G | Lower VCEO (40 V), higher IC (200 mA), same SOT363 footprint; NPN/NPN configuration-not complementary. | Cannot replace PUMZ2 in level-shifting or push-pull topologies requiring PNP+NPN pairing. | Use only in dual-NPN applications like differential pair amplifiers or parallel current boosting-requires circuit redesign. |
Compared with BC847BDW1T1G and MBT3904DW1T1G, PUMZ2 uniquely provides factory-matched complementary transistors in one SC-88 package, enabling true rail-to-rail switching and eliminating inter-device thermal drift-critical for analog signal integrity and timing-critical digital interfaces.
Availability
PUMZ2 is available at Aetrix Electronics and suitable for LED driver circuits, level translation interfaces, push-pull audio preamps, and discrete logic inverters requiring stable component supply and long-term obsolescence management.
Supply support for PUMZ2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor company headquartered in Eindhoven, Netherlands, specializing in secure connectivity solutions for automotive, industrial, and IoT applications.
PUMZ2 belongs to NXP's general-purpose bipolar transistor product line, designed specifically for space-constrained, cost-sensitive applications requiring integrated complementary switching without performance compromise.
FAQ
What is the maximum operating temperature for PUMZ2?
The PUMZ2 has a maximum junction temperature (Tj) of 150 °C and storage temperature range of −65 °C to +150 °C. Its thermal resistance is 417 K/W (device-level) on FR4 PCB at Tamb ≤25 °C, meaning ambient temperature must be limited to ~85 °C to maintain safe junction operation under full 300 mW device dissipation.
Can PUMZ2 be used in linear amplifier mode?
Yes-PUMZ2 supports linear operation with verified hFE, VCEsat, and fT parameters across bias points. Its 120–560 DC gain range and 100–190 MHz transition frequency allow stable Class A or AB amplification up to ~10 MHz, provided thermal design accommodates 180 mW per transistor dissipation.
Is the pinout compatible with other SOT363 double transistors?
No-PUMZ2 uses a unique pin assignment (1: E-TR1, 2: B-TR1, 3: B-TR2, 4: C-TR2, 5: E-TR2, 6: C-TR1). Devices like BC847BDW1T1G use different pinouts (e.g., 1: B-TR1, 2: C-TR1, 3: E-TR1, 4: E-TR2, 5: C-TR2, 6: B-TR2), making them not drop-in replacements without PCB redesign.
Does PUMZ2 support pulsed operation beyond its DC ratings?
Yes-PUMZ2 specifies ICM = 200 mA peak collector current and IBM = 100 mA peak base current. These ratings permit short-duration pulses (≤10 μs duty cycle, Tamb ≤25 °C) exceeding DC limits, enabling use in PWM-driven LED dimming or burst-mode power control without derating.
PUMZ2,115 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Nexperia USA Inc.
- Series:
- -
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Transistor Type:
- 1 NPN, 1 PNP
- Current - Collector (Ic) (Max):
- 150mA
- Voltage - Collector Emitter Breakdown (Max):
- 50V
- Vce Saturation (Max) @ Ib, Ic:
- 250mV @ 5mA, 50mA / 500mV @ 5mA, 50mA
- Current - Collector Cutoff (Max):
- 100nA (ICBO)
- DC Current Gain (hFE) (Min) @ Ic, Vce:
- 120 @ 1mA, 6V
- Power - Max:
- 300mW
- Frequency - Transition:
- 100MHz, 190MHz
- Operating Temperature:
- 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-TSSOP
PUMZ2,115 FAQ
1.How can I place an order for PUMZ2,115 through Aetrix?
Please submit a Request for Quotation (RFQ) for PUMZ2,115 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for PUMZ2,115 reliable?
The price and inventory of PUMZ2,115 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for PUMZ2,115 is usually 5 days.
3.What payment methods are accepted for PUMZ2,115?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for PUMZ2,115 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for PUMZ2,115?
PUMZ2,115 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your PUMZ2,115 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for PUMZ2,115?
For technical support, including PUMZ2,115 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your PUMZ2,115 requirements.
6.How does Aetrix verify that PUMZ2,115 is sourced from the original manufacturer or authorized distributors?
All PUMZ2,115 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that PUMZ2,115 meets industry standards.
7.What is the process for return or replacement of PUMZ2,115?
All PUMZ2,115 units undergo pre-shipment inspection (PSI). If there is an issue with PUMZ2,115, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The PUMZ2,115 part is unused and in its original packaging.
Return procedure for PUMZ2,115:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
PUMZ2,115 Tags

-
MBT3946DW1T1G
onsemi

-
BC846BPDW1T1G
onsemi

-
MBT2222ADW1T1G
onsemi

-
BC847BDW1T1G
onsemi

-
DMMT5401-7-F
Diodes Incorporated

-
DMMT5551-7-F
Diodes Incorporated

-
DMMT3904W-7-F
Diodes Incorporated

-
DMMT3906W-7-F
Diodes Incorporated

-
FMB3904
onsemi

-
FMB2222A
onsemi

-
ULQ2003D1013TR
STMicroelectronics

-
ZXTD4591E6TA
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

