Microchip Technology SCH3223I-7U-TR
- Part No.:
- SCH3223I-7U-TR
- Manufacturer:
- Microchip Technology
- Category:
- Application Specific Microcontrollers
- Package:
- 64-WFBGA
- Datasheet:
-
SCH3223I-7U-TR.pdf
- Description:
- LPC IO WITH 8042 KBC, RESET GENE
- Quantity:
- Payment:

- Shipping:

Inventory:3,527
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SCH3223I-7U-TR from Microchip Technology is a 3.3V LPC Super I/O controller with integrated hardware monitoring, dual NS16550-compatible UARTs, watchdog timer, programmable clock output, and motherboard glue logic for PC99/PC2001-compliant embedded systems. It supports 19–33 MHz LPC bus operation, monitors +2.5V/+5V/+12V/Vccp/VCC/Vbat/VTR supplies, and provides remote thermal diode sensing with ±1.5°C accuracy.
For engineers reviewing the SCH3223I-7U-TR datasheet, SCH3223I-7U-TR pinout, SCH3223I-7U-TR application, or SCH3223I-7U-TR equivalent, key selection criteria include LPC interface timing compliance, dual UART baud rate support up to 1.5 Mbps, hardware monitor analog input configuration, VTR-powered wake-up capability via GP42/nIO_PME, and 64-ball WFBGA package routing compatibility.
Technical Context
The SCH3223I-7U-TR implements an LPC interface compliant with Intel Low Pin Count Specification Rev 1.0, supporting frame-based command/address/data multiplexing on LAD[3:0] with LFRAME# signaling. Its two serial ports are fully functional NS16550A-compatible UARTs featuring 16-byte FIFOs, programmable baud rate generation, and RS485 auto-direction control via nRTS2/RESGEN strap.
Hardware monitoring uses dedicated HVTR/HVSS analog power planes to sample seven voltage rails (+2.5V, +5V, +12V, Vccp, VCC, VTR, Vbat) and two temperature sources (internal ambient sensor and external remote thermal diode). Fan control is implemented via PWM1 output with FANTACH1 tachometer feedback, all accessible through LPC-configurable runtime registers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| LPC Bus Frequency | 19–33 MHz - defines maximum host-to-Super I/O data throughput and register access latency |
| UART Compatibility | NS16550A - ensures drop-in replacement for legacy BIOS/OS UART drivers and interrupt handling |
| Max UART Baud Rate | 1.5 Mbps - enables high-speed serial console or modem communication without CPU overhead |
| Hardware Monitor Inputs | 7 voltage rails + 2 temperature sources - supports full-system power integrity validation in industrial motherboards |
| Temperature Accuracy | ±1.5°C (remote diode) - meets thermal management requirements for CPU/core voltage regulation loops |
| Wake-up Sources | GP42/nIO_PME, CLOCKI32, nRI1, GP50–GP57, GP60–GP61 - enables S3/S5 resume from VTR-only standby power |
| Package | 64-ball WFBGA, 6 mm × 6 mm, 0.5 mm pitch - requires 0.65 mm trace routing; RoHS compliant |
Pinout & Package
64-ball WFBGA (6 mm × 6 mm, 0.5 mm pitch), RoHS compliant. Sparse ball layout allows 0.65 mm trace routing per Microchip DS00002028B-page 5.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| LAD[3:0] | LPC Data/Address Bus | Multiplexed bidirectional signals carrying configuration commands and runtime data over LPC interface |
| LFRAME# | LPC Frame Control | Active-low signal marking start/end of LPC transaction cycles; critical for timing compliance |
| GP42 / nIO_PME | Power Management Event Output | Open-drain active-low wake-up signal asserted during S3/S5 resume events powered by VTR rail |
| GP55 / nRTS2 / RESGEN | UART2 RTS / Reset Width Strap | Configurable pin selecting 200 ms or 500 ms watchdog reset pulse width via external pull-up/down |
| PWM1 | Fan Speed Control | Open-drain 8 mA sink output driving external MOSFET for closed-loop fan RPM regulation |
| FANTACH1 | Fan Tachometer Input | Hardware-monitoring block input capturing fan rotation speed via pulse counting for thermal control |
Key Features
| Feature | Design Value |
|---|---|
| Dual NS16550A UARTs | Each with 16-byte FIFO, 1.5 Mbps max baud, and RS485 auto-direction eliminates external transceiver logic |
| VTR-Powered Wake-up Logic | GP42/nIO_PME remains functional with only VTR applied, enabling low-power system resume without VCC |
| Hardware Monitoring Analog Front-End | Dedicated HVTR/HVSS power domain isolates monitoring circuitry from digital noise, ensuring stable ADC reference |
| Programmable Clock Output (CLKO) | GP61/nLED2/CLKO pin delivers user-configurable square wave (down to 16 Hz) for system timing or LED blinking |
| PCI Reset Buffers | Three software-controllable nPCIRST outputs simplify motherboard-level PCI device reset sequencing |
Applications
| Industrial Control Panel | Embedded Network Appliance |
|---|---|
Use Scenario: Fan-cooled PLC backplane with dual serial debug ports and real-time voltage margining. IC Role / Device Role / Timing Role: Central Super I/O managing UART console access, +12V/+24V supply monitoring, and PWM-driven cooling fan. Use Value: Integrated hardware monitor eliminates discrete ADC and comparator ICs; VTR-powered wake-up enables remote firmware updates after brownout recovery. | Use Scenario: Rack-mounted firewall appliance requiring serial console, thermal safety shutdown, and IDE reset coordination. IC Role / Device Role / Timing Role: LPC-connected system controller providing nIDE_RSTDRV, dual UARTs for diagnostics, and remote diode temperature supervision. Use Value: Single-chip solution replaces discrete reset generators and thermal sensors, reducing BOM count and PCB area by 37% versus discrete implementation. |
| Medical Imaging Workstation | Automated Test Equipment |
Use Scenario: MRI console with battery-backed security key, AC power failure recovery, and ambient/processor temperature tracking. IC Role / Device Role / Timing Role: Trusted subsystem component authenticating boot sequence via 32-byte Security Key Register and logging thermal excursions. Use Value: Battery-backed Vbat domain preserves security keys and PME configuration across main power loss, meeting IEC 62304 Class C data retention requirements. | Use Scenario: PXI chassis with programmable clock output for synchronization, watchdog-triggered self-test, and GPIO-controlled fixture interlocks. IC Role / Device Role / Timing Role: System supervisor generating CLKO reference, asserting nRSMRST on test timeout, and monitoring +5V/+12V rails for DUT power integrity. Use Value: Programmable 16 Hz–1.5 MHz clock output replaces external oscillator; watchdog timer eliminates need for separate safety-critical reset IC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Super I/O controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IT8786E-S | Supports LPC up to 33 MHz but lacks VTR-powered wake-up; uses 100-pin QFP package | Requires external level shifters for 5V-tolerant GPIO; no integrated IDE reset driver | Select when board space permits larger package and VTR standby functionality is not required |
| Winbond NCT6776D | Includes SMBus interface and additional thermal diode channels; 128-pin LQFP | Higher pin count increases routing complexity; no native RS485 auto-direction mode on UARTs | Choose for multi-zone thermal monitoring where dual remote diode inputs are mandatory |
Compared with IT8786E-S and NCT6776D, the SCH3223I-7U-TR uniquely combines VTR-powered PME wake-up, integrated IDE reset, and RS485 auto-direction in a compact 64-ball WFBGA-reducing footprint by 42% versus QFP alternatives while maintaining full LPC timing compliance.
Availability
SCH3223I-7U-TR is available at Aetrix Electronics and suitable for industrial control panels, embedded network appliances, medical imaging workstations, and automated test equipment requiring stable component supply across extended temperature ranges (–40°C to +85°C).
Supply support for SCH3223I-7U-TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a global semiconductor company specializing in microcontrollers, analog devices, and connectivity solutions for industrial, automotive, and consumer markets.
The SCH3223 product line delivers integrated Super I/O controllers targeting PC-compatible embedded platforms needing LPC interface compliance, hardware monitoring, and motherboard glue logic in space-constrained designs.
FAQ
What is the operating voltage range for SCH3223I-7U-TR?
The SCH3223I-7U-TR operates at 3.3 V nominal for its VCC supply, with 5 V tolerance on the Super I/O block. The VTR standby rail also requires 3.3 V, while Vbat accepts 3.0 V for battery backup. All specifications in the DS00002028B datasheet assume these exact voltage levels; deviation may cause undefined behavior in the SCH3223I-7U-TR hardware monitor or wake-up logic.
Does SCH3223I-7U-TR support ACPI 2.0 power management states?
Yes, the SCH3223I-7U-TR is explicitly ACPI 2.0 compliant per its datasheet, enabling full S0–S5 state transitions including S3 suspend-to-RAM and S5 soft-off with VTR-powered wake-up via GP42/nIO_PME. This compliance allows the SCH3223I-7U-TR to coordinate with host chipset power sequencing logic without requiring custom firmware extensions.
How many UARTs does SCH3223I-7U-TR integrate, and what are their key capabilities?
The SCH3223I-7U-TR integrates two fully independent NS16550A-compatible UARTs, each with 16-byte send/receive FIFOs, programmable baud rate generation up to 1.5 Mbps, and RS485 auto-direction control. UART2's nRTS2/RESGEN pin provides dual-functionality: hardware flow control or watchdog reset pulse width selection, a feature unique to the SCH3223I-7U-TR among Microchip Super I/O devices.
What thermal sensing capabilities does SCH3223I-7U-TR provide?
The SCH3223I-7U-TR provides two thermal sensing channels: an internal ambient temperature sensor and one external remote thermal diode input (REMOTE1+/–) with ±1.5°C accuracy. Both are sampled by the dedicated hardware monitoring block powered by HVTR, allowing temperature-triggered fan control via PWM1 and system shutdown alerts without CPU intervention-critical for reliable operation of the SCH3223I-7U-TR in sealed industrial enclosures.
Is SCH3223I-7U-TR pin-compatible with other Microchip Super I/O devices?
No, the SCH3223I-7U-TR uses a proprietary 64-ball WFBGA package with unique pin assignments documented in DS00002028B pages 5–12. It is not pin-compatible with earlier Microchip Super I/O devices like the SCH3112 or SCH3201, which use different ball counts and LPC interface signal mappings. Board redesign is required when migrating to or from the SCH3223I-7U-TR.
SCH3223I-7U-TR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 64-WFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- I/O Controller
- Core Processor:
- 8024 Keyboard Controller
- Program Memory Type:
- -
- Controller Series:
- -
- RAM Size:
- -
- Interface:
- LPC, Serial, UART
- Number of I/O:
- 19
- Voltage - Supply:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 64-WFBGA (6x6)
SCH3223I-7U-TR FAQ
1.How can I place an order for SCH3223I-7U-TR through Aetrix?
Please submit a Request for Quotation (RFQ) for SCH3223I-7U-TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SCH3223I-7U-TR reliable?
The price and inventory of SCH3223I-7U-TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SCH3223I-7U-TR is usually 5 days.
3.What payment methods are accepted for SCH3223I-7U-TR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SCH3223I-7U-TR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SCH3223I-7U-TR?
SCH3223I-7U-TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SCH3223I-7U-TR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SCH3223I-7U-TR?
For technical support, including SCH3223I-7U-TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SCH3223I-7U-TR requirements.
6.How does Aetrix verify that SCH3223I-7U-TR is sourced from the original manufacturer or authorized distributors?
All SCH3223I-7U-TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SCH3223I-7U-TR meets industry standards.
7.What is the process for return or replacement of SCH3223I-7U-TR?
All SCH3223I-7U-TR units undergo pre-shipment inspection (PSI). If there is an issue with SCH3223I-7U-TR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SCH3223I-7U-TR part is unused and in its original packaging.
Return procedure for SCH3223I-7U-TR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SCH3223I-7U-TR Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

