Taiwan Semiconductor Corporation SDLW
- Part No.:
- SDLW
- Manufacturer:
- Taiwan Semiconductor Corporation
- Category:
- Single Diodes
- Package:
- SOD-123W
- Datasheet:
-
SDLW.pdf
- Description:
- 0.8A, 200V, STANDARD RECOVERY RE
- Quantity:
- Payment:

- Shipping:

Inventory:20,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SDLW from Taiwan Semiconductor is a 0.8A, 200V standard surface-mount silicon rectifier diode in SOD-123W package, featuring glass-passivated junction, 20A peak surge rating, and 150°C max junction temperature. It serves as a primary AC/DC input rectifier in compact DC-DC converters requiring reliable low-leakage, low-forward-voltage operation at moderate current.
For engineers reviewing the SDLW datasheet, SDLW pinout, SDLW application, or SDLW equivalent, key selection criteria include repetitive peak reverse voltage (200V), forward voltage at 0.8A (≤1.10V @ 25°C), reverse leakage (≤1 µA @ 25°C), thermal resistance (RθJA = 84°C/W), and SOD-123W mechanical compatibility with automated placement.
Technical Context
The SDLW is a single-die, planar passivated silicon PN junction rectifier optimized for high-reliability, medium-voltage switching applications. Its 200V VRRM, 0.8A average forward current, and 20A IFSM support robust transient handling in flyback and buck-derived topologies.
Thermal performance is defined for mounting on a 5mm × 5mm copper pad: RθJL = 30°C/W and RθJA = 84°C/W confirm suitability for thermally constrained PCB layouts. Reverse leakage remains ≤150 µA up to 125°C, enabling stable operation in ambient temperatures up to 85°C with derating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 200 V - Maximum repetitive reverse voltage before breakdown; sets safe operating limit in 120/230VAC input stages. |
| IF | 0.8 A - Continuous average forward current at TA = 75°C; defines steady-state power conversion capability. |
| IFSM | 20 A - Non-repetitive peak surge current (8.3 ms half-sine); withstands inrush and fault transients without failure. |
| VF @ 0.8A, 25°C | ≤1.10 V - Forward voltage drop determines conduction loss and thermal load in rectification path. |
| IR @ 200V, 25°C | ≤1 µA - Low reverse leakage minimizes standby power loss and improves efficiency in no-load conditions. |
| TJ max | +150°C - Maximum junction temperature enables operation in sealed or high-ambient environments with appropriate PCB thermal design. |
| RθJA | 84°C/W - Junction-to-ambient thermal resistance on standard 5mm × 5mm Cu pad; used to calculate temperature rise under load. |
Pinout & Package
Package: SOD-123W - Surface-mount plastic case with matte tin-plated leads, UL 94V-0 rated molding compound, cathode band polarity marking, and JESD201 Class 2 whisker resistance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Forward current entry node | Connected to AC input or transformer secondary; must handle 0.8A continuous and 20A surge. |
| Cathode | Forward current exit node / reverse voltage reference | Connected to output capacitor or switching node; marked by visible cathode band for orientation assurance. |
Key Features
| Feature | Design Value |
|---|---|
| Glass-passivated junction | Enhances long-term reliability and moisture resistance; eliminates need for conformal coating in humid environments. |
| Moisture sensitivity level 1 | Zero bake requirement prior to reflow; compatible with standard SMT assembly lines without floor-life constraints. |
| RoHS & halogen-free compliance | Meets IEC 61249-2-21 and global environmental regulations; supports green manufacturing and export compliance. |
| SOD-123W footprint | Standardized 2.7 × 1.6 mm outline with 1.27 mm lead pitch; ensures compatibility with existing pick-and-place tooling and stencil designs. |
Applications
| AC/DC Adapter Input Rectification | Isolated Flyback Secondary Side |
|---|---|
Use Scenario: Converts 120/230VAC mains to unregulated DC bus in wall-wart adapters with <5W output. IC Role / Device Role / Timing Role: Primary unidirectional current path during positive half-cycle; blocks reverse voltage during negative half-cycle. Use Value: 200V VRRM provides 2× safety margin over 120VAC peak (170V), while 0.8A IF supports typical adapter loads up to 4W. | Use Scenario: Rectifies high-frequency transformer output in isolated flyback converters for industrial sensors. IC Role / Device Role / Timing Role: Synchronous rectification alternative where low-cost, fixed-timing passive rectification suffices. Use Value: Low 1.10V VF limits conduction loss at 0.8A, and 150°C TJmax accommodates enclosure temperatures up to 85°C. |
| USB-C PD Auxiliary Power Path | Industrial PLC Digital Input Protection |
Use Scenario: Provides reverse-polarity protection and EMI filtering feed in auxiliary 5V/3.3V rails of USB-C PD sink controllers. IC Role / Device Role / Timing Role: Unidirectional clamp between input and local LDO; blocks backfeed from downstream circuitry. Use Value: 1 µA IR at 25°C prevents loading of low-power monitoring circuits; SOD-123W size fits tight layout constraints near USB-C connectors. | Use Scenario: Protects 24V digital input channels from field-wiring reversals and inductive kickback in programmable logic controllers. IC Role / Device Role / Timing Role: Polarity guard diode placed upstream of optocoupler input; conducts only during miswiring events. Use Value: 20A IFSM safely clamps 100ms inductive transients; glass passivation ensures stability across 10+ year field deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar standard rectifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ON Semiconductor MURS0820T3G | Ultrafast recovery (trr = 25 ns), higher VF (1.25V @ 0.8A), same SOD-123W package | Better suited for high-frequency SMPS (>100 kHz) where reverse recovery loss dominates | Select MURS0820T3G when switching frequency exceeds 50 kHz and lower trr is required; SDLW preferred for cost-sensitive, <50 kHz applications. |
| Vishay VS-2EY20-M3/54 | Same 200V VRRM, 0.8A IF, but in SMA package (larger footprint, higher RθJA = 100°C/W) | Requires PCB redesign due to different pad layout and thermal profile | Choose VS-2EY20-M3/54 only if legacy SMA footprint must be retained; SDLW offers superior thermal performance and smaller area in SOD-123W. |
Compared with MURS0820T3G and VS-2EY20-M3/54, the SDLW delivers optimal balance of cost, thermal efficiency (RθJA = 84°C/W), and manufacturability (MSL-1, SOD-123W) for general-purpose 200V rectification below 50 kHz, without ultrafast timing requirements.
Availability
SDLW is available at Aetrix Electronics and suitable for DC-DC converters, switching mode inverters, and general-purpose power supply designs requiring stable component supply, consistent parametric performance, and long-term production continuity.
Supply support for SDLW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Taiwan Semiconductor Corporation (TSC) is a vertically integrated analog and discrete semiconductor manufacturer headquartered in Hsinchu, Taiwan, serving industrial, computing, and consumer markets since 1979.
The SDLW belongs to TSC's SxLW family of standard rectifiers-designed specifically for cost-effective, high-yield SMT deployment in space-constrained AC/DC and DC/DC power stages.
FAQ
What is the maximum repetitive peak reverse voltage rating for the SDLW?
The SDLW has a maximum repetitive peak reverse voltage (VRRM) rating of 200 V. This value is explicitly specified in the Absolute Maximum Ratings table for the SDLW variant and defines the highest reverse voltage the device can block repeatedly without breakdown. It is critical for ensuring safe operation in 120VAC line applications where peak voltage reaches ~170V, providing necessary design margin.
Does the SDLW meet RoHS and halogen-free requirements?
Yes, the SDLW is RoHS compliant and halogen-free per IEC 61249-2-21. These compliance statements are confirmed in the official Taiwan Semiconductor documentation for the SDLW – SMLW series. The device uses matte tin-plated leads and halogen-free molding compound, supporting environmentally regulated manufacturing and export requirements without requiring material declarations beyond standard compliance documentation.
What is the forward voltage drop of the SDLW at 0.8A and 25°C?
The forward voltage drop (VF) of the SDLW is guaranteed to be ≤1.10 V at 0.8A and 25°C, as stated in the Electrical Specifications table. This maximum value reflects worst-case conduction loss under nominal conditions and is used for thermal and efficiency calculations in power supply designs. Typical VF at this condition is 0.94 V, per the same datasheet.
What is the moisture sensitivity level (MSL) of the SDLW?
The SDLW has a moisture sensitivity level (MSL) of Level 1 per J-STD-020. This means the device may be stored indefinitely at ambient conditions (<30°C / 60% RH) without baking prior to reflow soldering. No floor life limitation applies, simplifying SMT line integration and eliminating pre-reflow bake steps in standard manufacturing processes.
What package type does the SDLW use, and what are its key mechanical attributes?
The SDLW uses the SOD-123W surface-mount package. Key mechanical attributes include a 2.7 mm × 1.6 mm body, 1.27 mm lead pitch, matte tin-plated leads compliant with J-STD-002, UL 94V-0 flammability rating, and cathode band polarity marking. Its weight is approximately 0.016 g, and it meets JESD201 Class 2 whisker resistance requirements.
SDLW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Taiwan Semiconductor Corporation
- Series:
- -
- Package/Case:
- SOD-123W
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- Standard
- Voltage - DC Reverse (Vr) (Max):
- 200 V
- Current - Average Rectified (Io):
- 800mA
- Voltage - Forward (Vf) (Max) @ If:
- 1.1 V @ 800 mA
- Speed:
- Fast Recovery =< 500ns, > 200mA (Io)
- Reverse Recovery Time (trr):
- -
- Current - Reverse Leakage @ Vr:
- 1 µA @ 200 V
- Capacitance @ Vr, F:
- 7pF @ 4V, 1MHz
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOD-123W
- Operating Temperature - Junction:
- -55°C ~ 150°C
SDLW FAQ
1.How can I place an order for SDLW through Aetrix?
Please submit a Request for Quotation (RFQ) for SDLW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SDLW reliable?
The price and inventory of SDLW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SDLW is usually 5 days.
3.What payment methods are accepted for SDLW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SDLW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SDLW?
SDLW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SDLW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SDLW?
For technical support, including SDLW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SDLW requirements.
6.How does Aetrix verify that SDLW is sourced from the original manufacturer or authorized distributors?
All SDLW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SDLW meets industry standards.
7.What is the process for return or replacement of SDLW?
All SDLW units undergo pre-shipment inspection (PSI). If there is an issue with SDLW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SDLW part is unused and in its original packaging.
Return procedure for SDLW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SDLW Tags

-
1N4448X-TP
Micro Commercial Co

-
1N4148WX-TP
Micro Commercial Co

-
1N4148TR
onsemi

-
MMSD4148T1G
onsemi

-
MMBD914LT3G
onsemi

-
BAS16HT1G
onsemi

-
1N914BWT
onsemi

-
BAS21LT1G
onsemi

-
LL4148
onsemi

-
BAS16LT1G
onsemi

-
MMSD914T1G
onsemi

-
BAV21W-7-F
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
