Vishay General Semiconductor - Diodes Division SM6T7V5CA-E3/5B
- Part No.:
- SM6T7V5CA-E3/5B
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- DO-214AA, SMB
- Datasheet:
-
SM6T7V5CA-E3/5B.pdf
- Description:
- TVS DIODE 6.4VWM 11.3VC DO214AA
- Quantity:
- Payment:

- Shipping:

Inventory:3,722
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SM6T7V5CA-E3/5B from Vishay General Semiconductor is a bidirectional transient voltage suppressor (TVS) diode in SMB (DO-214AA) package, designed for clamping ESD and surge transients on signal/power lines. It features 7.13 V minimum breakdown voltage (VBR), 6.40 V standoff voltage (VWM), 11.3 V maximum clamping voltage (VC) at 53.0 A peak pulse current, and 600 W peak pulse power rating with 10/1000 μs waveform - used in automotive sensor protection and industrial I/O interface circuits.
For engineers reviewing the SM6T7V5CA-E3/5B datasheet, SM6T7V5CA-E3/5B pinout, SM6T7V5CA-E3/5B application, or SM6T7V5CA-E3/5B equivalent, key selection criteria include bidirectional clamping capability, low clamping ratio (VC/VBR ≈ 1.59), AEC-Q101 qualification eligibility (via HE3/HM3 variants), and compatibility with automated SMT placement on 0.2" × 0.2" copper pads.
Technical Context
The SM6T7V5CA-E3/5B operates as a symmetrical avalanche diode with identical forward and reverse breakdown characteristics due to its bidirectional CA construction. Its glass-passivated junction ensures stable VBR tolerance (±5%) and low leakage (<500 μA at VWM), while low inductance enables effective suppression of fast-rising transients up to 8/20 μs.
Thermal performance is defined by RθJA = 100 °C/W and TJ(max) = 150 °C, with derating applied above 25 °C ambient per Fig. 2. The device meets J-STD-020 MSL Level 1 and supports lead-free reflow up to 260 °C peak temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM | 6.40 V - Maximum continuous reverse operating voltage before significant leakage; defines safe DC bias margin for protected line. |
| VBR (min/max) | 7.13 V / 7.88 V at 10 mA - Ensures reliable turn-on within tight tolerance for predictable clamping onset across production lots. |
| VC @ IPPM | 11.3 V at 53.0 A (10/1000 μs) - Clamping voltage under standardized surge stress; determines maximum voltage seen by downstream IC. |
| PPPM | 600 W - Peak pulse power handling capacity; validates robustness against IEC 61000-4-5 Level 4 surges (4 kV, 2 Ω source). |
| ID @ VWM | <500 μA - Low reverse leakage preserves signal integrity and minimizes standby power loss in high-impedance circuits. |
| TJ(max) | +150 °C - Enables operation in under-hood automotive environments and industrial enclosures without thermal shutdown. |
Pinout & Package
Package: SMB (DO-214AA), surface-mount, bidirectional configuration with no polarity marking. Dimensions: 4.57 mm × 3.94 mm × 2.20 mm (L × W × H); cathode band absent per bidirectional design.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Transient current entry point (either direction) | Symmetrical terminal accepting surge current from either side of protected line; no fixed polarity reference. |
| Cathode | Transient current exit point (either direction) | Paired with Anode to form bidirectional conduction path; both terminals function identically during clamping. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Enables single-device protection of AC-coupled or differential signal lines (e.g., CAN, RS-485) without external polarity management. |
| 600 W peak pulse power (10/1000 μs) | Supports IEC 61000-4-5 surge immunity up to 4 kV in 2 Ω/12 Ω source impedance configurations. |
| Low clamping voltage (11.3 V @ 53 A) | Provides 1.8× margin below typical 24 V rail overvoltage thresholds, preventing latch-up in 5 V/3.3 V logic interfaces. |
| MSL Level 1, 260 °C reflow compatible | Eliminates moisture sensitivity concerns and allows standard Pb-free reflow profiles without baking or special handling. |
| AEC-Q101 qualification path | HE3/HM3 variants available for automotive applications requiring validated reliability per stress test requirements. |
Applications
| Automotive Sensor Protection | Industrial I/O Interface |
|---|---|
Use Scenario: Protecting analog output lines of pressure/temperature sensors in engine control units exposed to load dump and inductive switching noise. IC Role / Device Role / Timing Role: Bidirectional TVS clamp limiting transient excursions to ≤11.3 V during 10/1000 μs surges. Use Value: Prevents sensor IC damage and signal corruption during ISO 7637-2 Pulse 1/2a/5a events without adding series resistance or filtering delay. |
Use Scenario: Safeguarding 24 V digital input modules in PLCs against field-wiring induced surges and ground bounce. IC Role / Device Role / Timing Role: Fast-response voltage clamp absorbing up to 600 W transient energy before controller GPIOs exceed absolute max ratings. Use Value: Maintains functional safety integrity (IEC 61000-4-4/5 compliant) while enabling direct connection to unshielded field wiring. |
| Consumer USB Port Protection | Telecom Line Interface |
Use Scenario: ESD protection for USB 2.0 D+/D− lines in portable devices subjected to ±15 kV air discharge per IEC 61000-4-2. IC Role / Device Role / Timing Role: Low-capacitance bidirectional clamp suppressing ESD events <1 ns rise time with sub-12 V clamping. Use Value: Preserves signal integrity at 480 Mbps data rate while meeting Class 4 ESD immunity without degrading eye diagram. |
Use Scenario: Surge protection on telephone line interface cards handling POTS and VoIP signals in central office equipment. IC Role / Device Role / Timing Role: Primary overvoltage protector shunting lightning-induced surges (>1 kV) away from SLIC and codec ICs. Use Value: Survives repeated 10/700 μs telecom surges up to 10 A with minimal degradation after 1000 pulses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient voltage suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMBJ7.0CA | Higher VWM (6.5 V), higher VC (12.6 V @ 47.6 A), same SMB package and 600 W rating. | Marginally lower clamping ratio (1.94 vs. 1.59); less suitable for tight 5 V rail margins. | Select when higher VWM tolerance is needed to avoid false triggering near 6.4 V nominal rails. |
| 1.5KE7.5CA | Higher power (1500 W), DO-201 package (axial, through-hole), VC = 12.0 V @ 125 A (10/1000 μs). | Not SMT-compatible; requires board real estate and manual assembly; better for high-energy primary protection stages. | Choose only for legacy through-hole designs or where >600 W surge handling is mandatory and layout permits axial footprint. |
Compared with SMBJ7.0CA and 1.5KE7.5CA, the SM6T7V5CA-E3/5B offers the lowest clamping voltage relative to VBR, optimal for space-constrained SMT layouts requiring precise 5–6 V rail protection, and direct compatibility with automotive AEC-Q101-compliant variants via HE3 suffix.
Availability
SM6T7V5CA-E3/5B is available at Aetrix Electronics and suitable for automotive sensor protection, industrial I/O interface hardening, and consumer USB port ESD suppression requiring stable component supply, RoHS compliance, and consistent SMB (DO-214AA) packaging.
Supply support for SM6T7V5CA-E3/5B includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay General Semiconductor is a global leader in discrete semiconductors, specializing in diodes, rectifiers, MOSFETs, and protection devices with emphasis on reliability, efficiency, and application-specific optimization.
The SM6T Series is engineered for robust transient suppression in harsh environments - targeting automotive, industrial, and telecom systems where compact size, high surge capability, and AEC-Q101 readiness are critical.
FAQ
What is the clamping voltage of SM6T7V5CA-E3/5B under a 10/1000 μs surge?
The SM6T7V5CA-E3/5B has a maximum clamping voltage (VC) of 11.3 V when subjected to a 10/1000 μs waveform at its rated peak pulse current of 53.0 A. This value is measured per Figure 1 in the official Vishay datasheet (Doc. #88385, Rev. 09-Jan-2024) and reflects the actual voltage imposed on protected circuitry during standardized surge testing. The SM6T7V5CA-E3/5B maintains this clamping performance across its full operating temperature range.
Is SM6T7V5CA-E3/5B suitable for automotive applications?
The SM6T7V5CA-E3/5B itself is RoHS-compliant commercial-grade; however, Vishay offers AEC-Q101 qualified versions under ordering codes SM6T7V5CAHE3_X (RoHS + AEC-Q101) and SM6T7V5CAHM3_X (halogen-free + AEC-Q101). While the SM6T7V5CA-E3/5B shares identical electrical and thermal specs, formal automotive qualification requires the HE3 or HM3 suffix variants. Designers must specify those part numbers for certified automotive use.
What does the "CA" suffix indicate in SM6T7V5CA-E3/5B?
The "CA" suffix in SM6T7V5CA-E3/5B explicitly denotes a bidirectional transient voltage suppressor configuration. Unlike unidirectional "A" variants, the CA version provides symmetrical clamping in both polarities - essential for protecting AC-coupled, differential, or floating signal lines. This eliminates the need for dual-diode arrangements and ensures consistent response regardless of transient polarity, as confirmed in the Vishay SM6T Series datasheet Section "DEVICES FOR BIDIRECTION APPLICATIONS".
What is the standoff voltage (VWM) of SM6T7V5CA-E3/5B and why does it matter?
The SM6T7V5CA-E3/5B has a maximum working peak reverse voltage (VWM) of 6.40 V. This parameter defines the highest continuous DC or RMS voltage the device can block without entering conduction - critical for ensuring no leakage or false triggering during normal operation. Exceeding VWM risks premature clamping and system malfunction; thus, SM6T7V5CA-E3/5B is optimized for 5 V nominal circuits with headroom for ripple and tolerance.
Does SM6T7V5CA-E3/5B require a heatsink for standard operation?
No, the SM6T7V5CA-E3/5B is designed for operation without an external heatsink under typical conditions. Its thermal resistance junction-to-ambient (RθJA) is specified at 100 °C/W when mounted on 0.2" × 0.2" copper pads per datasheet condition. At 5.0 W steady-state power dissipation (PD), this yields a ~500 °C junction rise - but since PD applies only to continuous DC, not transient surges, the SM6T7V5CA-E3/5B safely handles 600 W pulses without heatsinking due to its short-duration energy absorption capability.
SM6T7V5CA-E3/5B Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- DO-214AA, SMB
- Series:
- SM6T, TransZorb®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 6.4V
- Voltage - Breakdown (Min):
- 7.13V
- Voltage - Clamping (Max) @ Ipp:
- 11.3V
- Current - Peak Pulse (10/1000µs):
- 53A
- Power - Peak Pulse:
- 600W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -65°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AA (SMBJ)
SM6T7V5CA-E3/5B FAQ
1.How can I place an order for SM6T7V5CA-E3/5B through Aetrix?
Please submit a Request for Quotation (RFQ) for SM6T7V5CA-E3/5B on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SM6T7V5CA-E3/5B reliable?
The price and inventory of SM6T7V5CA-E3/5B are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SM6T7V5CA-E3/5B is usually 5 days.
3.What payment methods are accepted for SM6T7V5CA-E3/5B?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SM6T7V5CA-E3/5B transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SM6T7V5CA-E3/5B?
SM6T7V5CA-E3/5B orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SM6T7V5CA-E3/5B order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SM6T7V5CA-E3/5B?
For technical support, including SM6T7V5CA-E3/5B datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SM6T7V5CA-E3/5B requirements.
6.How does Aetrix verify that SM6T7V5CA-E3/5B is sourced from the original manufacturer or authorized distributors?
All SM6T7V5CA-E3/5B products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SM6T7V5CA-E3/5B meets industry standards.
7.What is the process for return or replacement of SM6T7V5CA-E3/5B?
All SM6T7V5CA-E3/5B units undergo pre-shipment inspection (PSI). If there is an issue with SM6T7V5CA-E3/5B, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SM6T7V5CA-E3/5B part is unused and in its original packaging.
Return procedure for SM6T7V5CA-E3/5B:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SM6T7V5CA-E3/5B Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

;;2.jpg)