Texas Instruments SM74104SDX/NOPB
- Part No.:
- SM74104SDX/NOPB
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 10-WDFN Exposed Pad
- Datasheet:
-
SM74104SDX/NOPB.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 10WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,134
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SM74104SDX/NOPB from Texas Instruments is a high-voltage half-bridge gate driver IC designed to control N-channel MOSFETs in synchronous buck and half-bridge topologies. It features adaptive shoot-through prevention, programmable dead-time via RT pin (90–270 ns), 100 V HS node rating, and integrated bootstrap diode with 0.85 V forward drop at 100 mA. Used in high-voltage DC/DC converters requiring robust gate drive and fast switching.
For engineers reviewing the SM74104SDX/NOPB datasheet, SM74104SDX/NOPB pinout, SM74104SDX/NOPB application, or SM74104SDX/NOPB equivalent, key selection considerations include bootstrap voltage range (up to 118 V), dual-output timing coordination, UVLO thresholds on VDD (6.9 V) and HB (6.6 V), and thermal performance in the 4.0 mm × 4.0 mm WSON package.
Technical Context
The SM74104SDX/NOPB implements adaptive edge control: rising/falling transitions on the single IN pin trigger synchronized LO/HO outputs with built-in dead-time generation. Its level-shifting architecture enables reliable high-side operation up to 100 V HS potential, while the internal bootstrap diode supports self-biasing without external components in many designs.
UVLO protection operates independently on VDD (6.0–7.4 V threshold) and HB (5.7–7.1 V), disabling only HO during HB undervoltage. The RT pin sets additional delay (140–270 ns typical at 100 kΩ), and the exposed thermal pad in the WSON-10 package delivers RθJB = 14.9 °C/W for high-power density layouts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VHS Rating | –1 V to 100 V - supports high-side switching in 48 V, 60 V, and 100 V bus applications |
| VHB Range | Up to 118 V DC - enables bootstrap operation with high input voltages and low dropout margin |
| tLPHL/tHPHL | 25 ns typical - ensures fast turn-off propagation for high-frequency PWM (≥500 kHz) |
| Output Rise/Fall Time | 15 ns @ 1000 pF - drives large gate capacitances with minimal switching loss |
| UVLO Thresholds | VDD: 6.9 V ±0.5 V; VHB: 6.6 V ±0.4 V - prevents erratic switching during power-up/down |
| RT Delay Range | 90–270 ns - configurable dead-time to match MOSFET gate charge/discharge dynamics |
| IOHL/IOHH | 1.6 A peak sourcing - sufficient for driving 1000 pF loads with <15 ns edges |
Pinout & Package
SM74104SDX/NOPB uses the 10-pin WSON (DPR) package (4.0 mm × 4.0 mm, 0.5 mm pitch) with an exposed thermal pad electrically isolated but recommended for soldering to VSS plane for thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Low-side supply input | Provides power for logic and low-side driver; UVLO monitored independently |
| HB | High-side bootstrap supply input | Connects to bootstrap capacitor positive; supports up to 118 V referenced to HS |
| HO | High-side gate output | Drives top N-MOSFET gate; referenced to HS node, not ground |
| HS | Half-bridge switch node | Connects to source of high-side MOSFET and drain of low-side MOSFET; floats up to 100 V |
| LO | Low-side gate output | Drives bottom N-MOSFET gate; referenced to VSS (ground) |
| VSS | Ground reference | Common return for logic, low-side driver, and thermal pad connection |
| IN | PWM control input | Single-ended TTL/CMOS-compatible signal controlling both HO and LO with adaptive timing |
| RT | Dead-time programming input | Resistor-to-ground sets additional delay (140–270 ns typical); bias current limited to 1.5 mA |
| N/C | No connect | Pins 5 and 6 are unconnected; must be left floating or tied to VSS per layout guidelines |
| Exposed Pad | Thermal interface | Electrically isolated die attach pad; improves thermal resistance (RθJB = 14.9 °C/W) |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive shoot-through prevention | Monitors LO/HO gate voltage thresholds (~VDD/2) to dynamically trigger dead-time, eliminating fixed-timing risks |
| Integrated bootstrap diode | Forward voltage 0.85 V @ 100 mA - reduces BOM count and PCB area vs discrete diode solutions |
| Independent UVLO on VDD and HB | Prevents partial operation: LO disabled if VDD < 6.9 V; HO disabled if HB < 6.6 V - critical for system safety |
| Fast 25 ns turn-off propagation | Minimizes overlap conduction time in high-frequency converters (>500 kHz), directly reducing shoot-through energy |
| Robust level shifter | Operates reliably at 100 V HS potential with low power consumption and clean transitions - no external isolation needed |
Applications
| Current Fed Push-Pull Converter | High Voltage Buck Regulator |
|---|---|
|
Use Scenario: Isolated DC/DC conversion in telecom power supplies using push-pull topology with center-tapped transformer. IC Role / Device Role / Timing Role: SM74104SDX/NOPB drives complementary MOSFET pairs across transformer primary, managing dead-time to prevent core saturation during zero-voltage switching transitions. Use Value: Adaptive timing eliminates need for external timing ICs; 100 V HS rating supports 48 V input with margin for transients. |
Use Scenario: Non-isolated step-down converter for industrial motor drives operating from 60 V bus. IC Role / Device Role / Timing Role: SM74104SDX/NOPB controls high- and low-side N-MOSFETs in synchronous buck stage, delivering precise gate timing under variable load and temperature. Use Value: Integrated bootstrap diode and 15 ns rise/fall times reduce component count and improve efficiency at 300–500 kHz switching. |
| Active Clamp Forward Converter | Half-Bridge Resonant LLC Converter |
|
Use Scenario: High-efficiency isolated PSU for server PSUs using active clamp forward topology with tight regulation requirements. IC Role / Device Role / Timing Role: SM74104SDX/NOPB drives main power switches and clamp FET with coordinated timing, leveraging RT pin to fine-tune dead-time for ZVS optimization. Use Value: Programmable delay (90–270 ns) allows tuning to MOSFET Qg and layout parasitics; UVLO on HB ensures safe restart after clamp capacitor discharge. |
Use Scenario: High-density resonant DC/DC module for datacenter power distribution using half-bridge LLC topology. IC Role / Device Role / Timing Role: SM74104SDX/NOPB serves as gate driver for LLC half-bridge primary switches, handling 100 V HS swing and fast transitions required for >300 kHz operation. Use Value: 118 V bootstrap capability supports wide input range (36–75 V); thermal pad enables compact thermal design in constrained modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-voltage half-bridge gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IRS21844STRPBF | Fixed 680 ns dead-time; no adaptive edge control; requires external bootstrap diode; 600 V HS rating | Better suited for higher-voltage inverters (>200 V bus); lacks programmable delay and integrated diode | Select when absolute maximum HS voltage >100 V is required and fixed dead-time is acceptable |
| LM5109BSDX/NOPB | Non-adaptive timing; 105 V HS rating; no RT pin; separate INH/INL inputs instead of single IN | Designed for simpler, lower-cost buck regulators where adaptive shoot-through protection is not critical | Choose for cost-sensitive designs with stable MOSFETs and predictable gate drive requirements |
Compared with IRS21844STRPBF and LM5109BSDX/NOPB, SM74104SDX/NOPB uniquely combines adaptive shoot-through prevention, integrated bootstrap diode, and programmable dead-time in a thermally optimized WSON package-making it optimal for high-efficiency, high-reliability 48–100 V DC/DC converters where layout sensitivity and transient immunity matter.
Availability
SM74104SDX/NOPB is available at Aetrix Electronics and suitable for high-voltage buck regulators, active clamp forward converters, current-fed push-pull topologies, and half-bridge resonant LLC designs requiring stable component supply and long-term production support.
Supply support for SM74104SDX/NOPB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power conversion solutions.
The SM74104 product line targets renewable-energy-grade, high-voltage DC/DC conversion systems requiring robust gate drive, adaptive timing, and integrated bootstrap functionality in space-constrained industrial and telecom applications.
FAQ
What is the maximum allowable voltage on the HS pin of SM74104SDX/NOPB?
The SM74104SDX/NOPB specifies an absolute maximum HS-to-VSS voltage of –1 V to 100 V. This rating enables use in 48 V, 60 V, and 100 V input bus applications with margin for switching transients. Operation beyond 100 V risks permanent damage, and the device's UVLO on HB ensures safe shutdown before HS overvoltage propagates to the high-side driver. Always verify layout parasitics and snubber design to maintain this limit in real-world conditions.
Does SM74104SDX/NOPB require an external bootstrap diode?
SM74104SDX/NOPB includes an integrated high-voltage bootstrap diode (VF = 0.85 V @ 100 mA), making an external diode optional. However, TI recommends adding an external fast-recovery diode in parallel for high-frequency (>300 kHz) or high-current applications to reduce average power dissipation and thermal stress on the IC. The external diode must be placed close to the HB/VDD pins to minimize inductance and ensure effective current sharing.
How is dead-time configured on SM74104SDX/NOPB?
Dead-time on SM74104SDX/NOPB is configured using the RT pin: a resistor from RT to VSS sets the additional delay (TRT). At RT = 100 kΩ, TRT = 140–270 ns typical; at RT = 10 kΩ, it drops to 58–130 ns. This programmable delay works in conjunction with the adaptive circuit that monitors LO/HO gate voltage thresholds (~VDD/2) to prevent shoot-through. The total effective dead-time is tP + TRT, where tP is the base propagation delay (~25 ns).
What thermal performance can be expected from SM74104SDX/NOPB in its WSON package?
SM74104SDX/NOPB in the 10-pin WSON (DPR) package achieves RθJB = 14.9 °C/W (junction-to-board) and RθJC(bot) = 4.4 °C/W when the exposed thermal pad is soldered to a solid VSS copper plane. This enables continuous operation at full load up to 125°C junction temperature in well-designed PCBs. Layout best practices-short traces to bypass capacitors, minimized HS loop inductance, and proper thermal vias under the pad-are essential to realize these ratings.
Is SM74104SDX/NOPB compatible with 3.3 V or 5 V PWM controllers?
Yes, SM74104SDX/NOPB accepts standard TTL/CMOS logic levels on its IN pin: VIL ≤ 1.8 V (max) and VIH ≥ 1.8 V (min), with typical thresholds near 1.2 V and 2.0 V. This makes it fully compatible with 3.3 V and 5 V microcontrollers, DSPs, and dedicated PWM controllers. Input hysteresis and pulldown resistance (100–500 kΩ) provide noise immunity, and no level-shifting circuitry is required between controller and SM74104SDX/NOPB.
SM74104SDX/NOPB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-WDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 9V ~ 14V
- Logic Voltage - VIL, VIH:
- 0.8V, 2V
- Current - Peak Output (Source, Sink):
- 1.6A, 1.6A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 118 V
- Rise / Fall Time (Typ):
- 600ns, 600ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-WSON (4x4)
SM74104SDX/NOPB FAQ
1.How can I place an order for SM74104SDX/NOPB through Aetrix?
Please submit a Request for Quotation (RFQ) for SM74104SDX/NOPB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SM74104SDX/NOPB reliable?
The price and inventory of SM74104SDX/NOPB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SM74104SDX/NOPB is usually 5 days.
3.What payment methods are accepted for SM74104SDX/NOPB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SM74104SDX/NOPB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SM74104SDX/NOPB?
SM74104SDX/NOPB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SM74104SDX/NOPB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SM74104SDX/NOPB?
For technical support, including SM74104SDX/NOPB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SM74104SDX/NOPB requirements.
6.How does Aetrix verify that SM74104SDX/NOPB is sourced from the original manufacturer or authorized distributors?
All SM74104SDX/NOPB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SM74104SDX/NOPB meets industry standards.
7.What is the process for return or replacement of SM74104SDX/NOPB?
All SM74104SDX/NOPB units undergo pre-shipment inspection (PSI). If there is an issue with SM74104SDX/NOPB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SM74104SDX/NOPB part is unused and in its original packaging.
Return procedure for SM74104SDX/NOPB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SM74104SDX/NOPB Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

