My Inquiry
My Account
Vishay General Semiconductor - Diodes Division SMA5J10CHE3/61
- Part No.:
- SMA5J10CHE3/61
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- DO-214AC, SMA
- Datasheet:
-
SMA5J10CHE3/61.pdf
- Description:
- TVS DIODE 10VWM 18.8VC DO214AC
- Quantity:
- Payment:
- Shipping:
Inventory:2,135
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SMA5J10CHE3/61 from Vishay General Semiconductor is a bi-directional transient voltage suppressor (TVS) diode in DO-214AC (SMA) package, designed for clamping voltage transients on signal and power lines. It features a 10 V stand-off voltage (VWM), 11.1–12.3 V breakdown voltage (VBR), 17.0 V maximum clamping voltage at 29.4 A peak pulse current, and 500 W peak pulse power dissipation with 10/1000 µs waveform - used in automotive sensor protection and industrial I/O interfaces.
For engineers reviewing the SMA5J10CHE3/61 datasheet, SMA5J10CHE3/61 pinout, SMA5J10CHE3/61 application, or SMA5J10CHE3/61 equivalent, key selection criteria include bi-directional surge capability, AEC-Q101 qualification, RoHS-compliant HE3 suffix, and DO-214AC thermal performance under repetitive transient stress.
Technical Context
This device operates as a bi-directional avalanche diode, clamping both positive and negative transients symmetrically without polarity marking. Its glass-passivated junction ensures stable VBR tolerance and low leakage (≤1.0 µA at 10 V), while meeting MSL Level 1 (260 °C reflow) and AEC-Q101 stress requirements for automotive under-hood environments.
The SMA5J10CHE3/61 delivers 500 W peak pulse power handling with 10/1000 µs waveform, supported by low incremental surge resistance and fast response time (<1 ns). Thermal resistance is 80 °C/W junction-to-ambient (on 5.0 mm × 5.0 mm copper pads), enabling reliable operation up to 150 °C junction temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM | 10 V - Maximum continuous reverse voltage before clamping begins; defines safe operating window for protected circuitry. |
| VBR min/max | 11.1 V / 12.3 V - Breakdown occurs within this range at 1 mA test current; ensures predictable turn-on threshold. |
| VC @ IPPM | 17.0 V at 29.4 A - Clamped voltage during 10/1000 µs surge; determines maximum stress on downstream ICs. |
| PPPM | 500 W - Peak transient energy absorption capacity; validates suitability for ISO 7637-2 Pulse 1/2a/5a automotive tests. |
| TJ max | +150 °C - Maximum junction temperature; supports placement near heat sources in engine control units. |
| MSL Level | Level 1 per J-STD-020 - Enables standard SMT reflow without moisture sensitivity concerns. |
| AEC-Q101 | Qualified - Confirmed reliability for automotive electronics per stress test requirements (HTOL, TCT, etc.). |
Pinout & Package
Package: DO-214AC (SMA), surface-mount, bi-directional configuration with no polarity marking. Cathode band absent; terminals are symmetrical and interchangeable.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode | Transient current entry (negative half-cycle) | Accepts reverse surge current during negative transients; identical electrical behavior to cathode terminal. |
| Cathode | Transient current entry (positive half-cycle) | Accepts forward surge current during positive transients; functionally identical to anode due to bi-directional symmetry. |
Key Features
| Feature | Design Value |
|---|---|
| Bi-directional clamping | Enables single-device protection of AC-coupled or floating signal lines without polarity constraints. |
| Glass-passivated junction | Ensures long-term VBR stability and low leakage drift over temperature and lifetime. |
| AEC-Q101 qualification | Validates robustness for automotive applications including powertrain, body control, and ADAS sensor interfaces. |
| MSL Level 1 rating | Permits direct placement into high-volume SMT lines without baking or special handling. |
| RoHS-compliant HE3 suffix | Indicates AEC-Q101 qualified, matte tin-plated leads meeting JESD 201 Class 2 whisker resistance. |
Applications
| Automotive Sensor Protection | Industrial I/O Interface |
|---|---|
Use Scenario: Protecting CAN/LIN bus transceivers and analog sensor outputs (e.g., pressure, temperature) from load dump and ESD events in vehicle ECUs. IC Role / Device Role / Timing Role: Bi-directional TVS clamp placed directly at connector entry point to limit transient voltage before it reaches interface ICs. Use Value: Maintains signal integrity under ISO 16750-2 pulses up to 100 V/100 ms while preserving <1.0 µA leakage at 10 V. | Use Scenario: Safeguarding PLC analog input channels and digital GPIOs against field-induced surges in factory automation equipment. IC Role / Device Role / Timing Role: Primary surge suppression element on front-end PCB traces connected to terminal blocks or field wiring. Use Value: Absorbs 500 W transients without degradation, enabling compliance with IEC 61000-4-5 Level 3 (2 kV line-earth). |
| Consumer Power Adapter Input | Telecom Line Card Protection |
Use Scenario: Secondary-side overvoltage suppression in AC/DC adapters subjected to lightning-induced surges on DC output rails. IC Role / Device Role / Timing Role: Fast-clamping TVS across regulated 12 V or 19 V outputs to prevent damage to downstream DC-DC converters. Use Value: Limits clamped voltage to 17.0 V, ensuring MOSFET gate oxide and controller ICs remain below absolute maximum ratings. | Use Scenario: Protecting Ethernet PHY interfaces and POTS line drivers from induced surges on telecom infrastructure line cards. IC Role / Device Role / Timing Role: Bi-directional transient shunt on differential pairs or supply rails exposed to external cabling. Use Value: Symmetric clamping preserves common-mode rejection ratio (CMRR) and avoids signal distortion during surge events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMA5J10CA-E3/61 | Same VWM/VBR/VC specs but commercial-grade (non-AEC-Q101), E3 suffix only. | Lacks automotive qualification; suitable for consumer/industrial use where AEC-Q101 not mandated. | Select when cost sensitivity outweighs automotive reliability requirements. |
| SMCJ10CAHE3_A/H | Higher PPPM (1500 W), larger DO-214AB (SMC) package, same VWM and bi-directionality. | Requires larger PCB footprint; preferred for higher-energy surge environments (e.g., 48 V battery systems). | Choose when system-level surge testing exceeds 500 W or requires >100 A IPPM capability. |
Compared with SMA5J10CHE3/61, SMA5J10CA-E3/61 offers identical electrical performance without automotive qualification, while SMCJ10CAHE3_A/H trades compact DO-214AC size for 3× higher surge capacity - enabling design flexibility between space-constrained and high-energy protection needs.
Availability
SMA5J10CHE3/61 is available at Aetrix Electronics and suitable for automotive sensor modules, industrial programmable logic controllers, and telecom line card designs requiring stable component supply with AEC-Q101 assurance and RoHS-compliant sourcing.
Supply support for SMA5J10CHE3/61 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay General Semiconductor is a global leader in discrete semiconductors, specializing in diodes, rectifiers, and protection devices with emphasis on reliability and automotive-grade performance.
The SMA5J series is engineered specifically for high-power-density transient suppression in space-constrained automotive and industrial applications, balancing low-profile packaging with robust 500 W surge capability.
FAQ
What does the 'HE3' suffix indicate in SMA5J10CHE3/61?
The HE3 suffix in SMA5J10CHE3/61 denotes RoHS-compliant construction with AEC-Q101 qualification and matte tin-plated leads meeting JESD 201 Class 2 whisker resistance. It distinguishes this automotive-grade variant from the commercial E3 version (e.g., SMA5J10CA-E3/61), confirming suitability for under-hood and safety-critical vehicle systems where long-term reliability under thermal cycling and vibration is mandatory. SMA5J10CHE3/61 is fully validated per AEC-Q101 test conditions.
Is SMA5J10CHE3/61 unidirectional or bidirectional?
SMA5J10CHE3/61 is a bi-directional transient voltage suppressor, meaning it clamps voltage transients equally in both polarities without requiring polarity orientation during PCB layout. Unlike uni-directional variants (e.g., SMA5J10A), it has no cathode band marking and is specified with CA suffix - confirmed by its symmetric VBR min/max (11.1–12.3 V) and identical electrical characteristics in forward and reverse directions per Vishay Document 88875.
What is the maximum clamping voltage for SMA5J10CHE3/61 and at what current?
The maximum clamping voltage (VC) for SMA5J10CHE3/61 is 17.0 V, measured at the peak pulse current (IPPM) of 29.4 A under a 10/1000 µs waveform. This value is guaranteed per Vishay's electrical characteristics table and defines the upper voltage limit imposed on protected circuitry during standardized surge events - critical for ensuring downstream ICs remain within their absolute maximum ratings. SMA5J10CHE3/61 maintains this VC across its full operating temperature range.
Does SMA5J10CHE3/61 require derating above 25 °C ambient?
Yes, SMA5J10CHE3/61 requires derating of peak pulse power above TA = 25 °C, per Figure 2 in Vishay Document 88875. At 85 °C ambient, its PPPM capability reduces to approximately 70 % of rated 500 W; at 125 °C, it drops to ~40 %. Derating is linear with junction temperature and must be applied when calculating worst-case surge margin in thermally constrained layouts. SMA5J10CHE3/61's RθJA of 80 °C/W informs thermal pad design to minimize TJ rise.
What is the reverse leakage current specification for SMA5J10CHE3/61 at its stand-off voltage?
The maximum reverse leakage current (ID) for SMA5J10CHE3/61 is 1.0 µA at its 10 V stand-off voltage (VWM), tested at TA = 25 °C. This low leakage ensures minimal power loss and signal interference in always-on circuits such as automotive sensor bias networks or telecom line monitoring paths. The value remains stable across temperature due to the device's glass-passivated junction, and is verified per the "ELECTRICAL CHARACTERISTICS" table in Vishay's official datasheet.
SMA5J10CHE3/61 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- DO-214AC, SMA
- Series:
- TransZorb®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 10V
- Voltage - Breakdown (Min):
- 11.1V
- Voltage - Clamping (Max) @ Ipp:
- 18.8V
- Current - Peak Pulse (10/1000µs):
- 26.6A
- Power - Peak Pulse:
- 500W
- Power Line Protection:
- No
- Applications:
- -
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- Automotive
- Qualification:
- AEC-Q101
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AC (SMA)
SMA5J10CHE3/61 FAQ
1.How can I place an order for SMA5J10CHE3/61 through Aetrix?
Please submit a Request for Quotation (RFQ) for SMA5J10CHE3/61 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SMA5J10CHE3/61 reliable?
The price and inventory of SMA5J10CHE3/61 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SMA5J10CHE3/61 is usually 5 days.
3.What payment methods are accepted for SMA5J10CHE3/61?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SMA5J10CHE3/61 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SMA5J10CHE3/61?
SMA5J10CHE3/61 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SMA5J10CHE3/61 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SMA5J10CHE3/61?
For technical support, including SMA5J10CHE3/61 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SMA5J10CHE3/61 requirements.
6.How does Aetrix verify that SMA5J10CHE3/61 is sourced from the original manufacturer or authorized distributors?
All SMA5J10CHE3/61 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SMA5J10CHE3/61 meets industry standards.
7.What is the process for return or replacement of SMA5J10CHE3/61?
All SMA5J10CHE3/61 units undergo pre-shipment inspection (PSI). If there is an issue with SMA5J10CHE3/61, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SMA5J10CHE3/61 part is unused and in its original packaging.
Return procedure for SMA5J10CHE3/61:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SMA5J10CHE3/61 Tags
-
ESD9B5.0ST5G
onsemi
-
DESD3V3E1BL-7B
Diodes Incorporated
-
ESD5Z3.3T1G
onsemi
-
D5V0H1B2LP-7B
Diodes Incorporated
-
D5V0P1B2LP-7B
Diodes Incorporated
-
DESD5V0U1BA-7
Diodes Incorporated
-
ESD5Z5.0T1G
onsemi
-
DESD5V0U1BB-7
Diodes Incorporated
-
D12V0L1B2LP-7B
Diodes Incorporated
-
PESD2V0Y1BSFYL
Nexperia USA Inc.
-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage
-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
