Vishay General Semiconductor - Diodes Division SMA5J7.5CA-E3/61
- Part No.:
- SMA5J7.5CA-E3/61
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Category:
- TVS Diodes
- Package:
- DO-214AC, SMA
- Datasheet:
-
SMA5J7.5CA-E3/61.pdf
- Description:
- TVS DIODE 7.5VWM 12.9VC DO214AC
- Quantity:
- Payment:

- Shipping:

Inventory:5,006
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SMA5J7.5CA-E3/61 from Vishay General Semiconductor is a bidirectional transient voltage suppressor (TVS) diode in SMA (DO-214AC) package, designed for clamping voltage transients on signal and power lines. It features a 7.5 V stand-off voltage (VWM), 8.33–9.21 V breakdown voltage (VBR) at 1 mA, 12.9 V maximum clamping voltage (VC) at 38.8 A peak pulse current (IPPM), and 500 W peak pulse power (PPPM) with 10/1000 μs waveform - used to protect MOSFETs, sensor interfaces, and automotive ECUs against ESD and load dump.
For engineers reviewing the SMA5J7.5CA-E3/61 datasheet, SMA5J7.5CA-E3/61 pinout, SMA5J7.5CA-E3/61 application, or SMA5J7.5CA-E3/61 equivalent, key selection criteria include bidirectional polarity, low clamping ratio (VC/VWM ≈ 1.72), AEC-Q101 qualification eligibility (via HE3 suffix), RoHS-compliant matte tin plating, and compatibility with automated SMT placement on 5.0 mm × 5.0 mm copper pads.
Technical Context
This bidirectional TVS operates symmetrically in both forward and reverse directions, with identical electrical characteristics per polarity. Its glass-passivated junction ensures stable breakdown behavior and fast response time (<1 ns), while low incremental surge resistance enables effective energy diversion during 8.3 ms half-sine or 10/1000 μs transients.
The device is rated for -55 °C to +150 °C operating junction temperature, with thermal resistance of 80 °C/W (junction-to-ambient) and 25 °C/W (junction-to-lead). It meets MSL level 1 per J-STD-020 and supports peak surge currents up to 38.8 A without degradation when mounted per recommended pad layout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VWM | 7.5 V - Maximum continuous reverse working voltage before clamping begins; defines safe operating margin for protected circuitry. |
| VBR min/max | 8.33 V / 9.21 V at 1 mA - Confirmed breakdown threshold range; ensures reliable turn-on under transient stress. |
| VC @ IPPM | 12.9 V at 38.8 A - Clamped voltage during 10/1000 μs surge; limits downstream voltage stress to <13 V. |
| PPPM | 500 W - Peak pulse power handling capability; determines survivability against standardized lightning/surge events. |
| ID @ VWM | 100 μA - Reverse leakage at stand-off voltage; low value minimizes standby power loss in battery-powered systems. |
| Package | SMA (DO-214AC) - Surface-mount outline with 5.28 mm length, 4.50 mm width, and 2.29 mm height; optimized for high-density PCB layouts. |
| TJ max | +150 °C - Maximum junction temperature; supports operation in under-hood automotive and industrial environments. |
Pinout & Package
SMA5J7.5CA-E3/61 uses the SMA (DO-214AC) surface-mount package: molded epoxy case meeting UL 94 V-0, matte tin-plated leads solderable per J-STD-002, and no polarity marking (bidirectional configuration).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode/Cathode (symmetrical) | Bidirectional terminal pair | No designated anode or cathode; terminals are interchangeable - enables single-component protection of AC or differential signal lines. |
| Case | Non-connected body | Electrically isolated plastic housing; no thermal or electrical connection to PCB except via soldered leads. |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional clamping | Identical VBR, VC, and IPPM in both polarities - eliminates need for polarity-aware layout in AC-coupled or floating interfaces. |
| Low clamping ratio | VC/VWM = 1.72 - tighter voltage control than typical unidirectional TVS, reducing risk of overvoltage damage to downstream ICs. |
| AEC-Q101 readiness | Available in HE3/HM3 variants - qualified for automotive applications including engine control, ADAS sensors, and infotainment power rails. |
| Automated placement support | Low-profile SMA package with J-STD-002 compliant terminations - compatible with standard pick-and-place equipment and reflow profiles. |
| High surge robustness | Withstands 38.8 A (10/1000 μs) and 40 A (8.3 ms half-sine) - protects against ISO 7637-2 Pulse 1, 2a, 3a/b, and IEC 61000-4-5 surges. |
Applications
| Automotive Sensor Protection | Industrial PLC I/O Protection |
|---|---|
Use Scenario: Protecting CAN/LIN bus transceivers and analog sensor inputs (e.g., pressure, temperature) from load dump and ESD in vehicle ECUs. IC Role / Device Role / Timing Role: Bidirectional voltage clamp placed directly at connector entry point to shunt transients before reaching signal conditioning circuitry. Use Value: Limits induced voltage to ≤12.9 V during 38.8 A surges, preserving integrity of 3.3 V/5 V microcontrollers and ADC front-ends. |
Use Scenario: Safeguarding digital input modules in programmable logic controllers against field-wiring transients and relay coil kickback. IC Role / Device Role / Timing Role: Parallel-connected TVS across 24 V DC input terminals to absorb repetitive switching spikes without derating. Use Value: Maintains <100 μA leakage at 7.5 V, preventing false triggering of optocoupler-based input stages under normal operation. |
| Consumer USB Port Protection | Telecom Line Interface Protection |
Use Scenario: Shielding USB 2.0 data lines (D+/D-) and VBUS from ESD events per IEC 61000-4-2 ±15 kV contact discharge. IC Role / Device Role / Timing Role: Low-capacitance bidirectional clamp placed adjacent to USB connector to minimize signal distortion. Use Value: Achieves sub-1 ns response with 12.9 V clamping, ensuring USB PHY compliance while avoiding data corruption. |
Use Scenario: Protecting Ethernet PHYs and DSL line drivers from lightning-induced surges on twisted-pair telecom lines. IC Role / Device Role / Timing Role: Primary-level TVS deployed at line interface transformer secondary to limit common-mode transients. Use Value: Handles 500 W peak pulse power without failure, enabling compliance with GR-1089-CORE Level 3 surge immunity requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar transient suppression applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMAJ7.5CA | Lower PPPM (400 W vs. 500 W); same VWM (7.5 V), slightly higher VC (13.4 V @ 32.5 A) | Limited to lower-energy transients; not recommended for ISO 7637-2 Pulse 5a (load dump) | Select SMA5J7.5CA-E3/61 when 500 W surge rating and lower clamping voltage are required for automotive-grade robustness. |
| SMBJ7.5CA | Same VWM and VBR range, but SMB package (DO-214AA) - larger footprint (4.57 mm × 3.94 mm) and higher RθJA (60 °C/W) | Less suitable for ultra-dense layouts; thermal performance inferior under sustained surge conditions | Prefer SMA5J7.5CA-E3/61 for space-constrained designs needing optimal power density and thermal efficiency. |
Compared with SMAJ7.5CA and SMBJ7.5CA, SMA5J7.5CA-E3/61 delivers superior power density (500 W in SMA), tighter clamping (12.9 V), and verified suitability for AEC-Q101-compliant automotive systems - making it the preferred choice where board area, surge margin, and automotive qualification intersect.
Availability
SMA5J7.5CA-E3/61 is available at Aetrix Electronics and suitable for automotive electronics, industrial PLCs, consumer USB interfaces, and telecom line protection requiring stable component supply and full traceability.
Supply support for SMA5J7.5CA-E3/61 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay General Semiconductor is a global leader in discrete semiconductors, specializing in diodes, rectifiers, TVS devices, and power MOSFETs with emphasis on reliability, ruggedness, and application-specific validation.
The SMA5J series was engineered for high-energy transient suppression in harsh environments - targeting automotive, industrial, and telecom applications where compact size, repeatable clamping, and AEC-Q101 readiness are mandatory.
FAQ
What is the polarity configuration of SMA5J7.5CA-E3/61?
SMA5J7.5CA-E3/61 is a bidirectional TVS diode, meaning it provides symmetrical clamping in both forward and reverse directions. Unlike unidirectional variants (e.g., SMA5J7.5A), it has no cathode band marking and functions identically regardless of voltage polarity applied across its terminals - ideal for protecting AC-coupled or floating signal paths.
Does SMA5J7.5CA-E3/61 meet AEC-Q101 qualification?
SMA5J7.5CA-E3/61 itself is RoHS-compliant commercial-grade; however, the HE3 variant (e.g., SMA5J7.5CAHE3_A) is explicitly AEC-Q101 qualified. The "E3" suffix indicates lead-free, commercial-grade construction, while automotive qualification requires the "HE3" ordering code - confirmed in Vishay's ordering information table and revision notes.
What is the maximum clamping voltage for SMA5J7.5CA-E3/61 under surge conditions?
The maximum clamping voltage (VC) for SMA5J7.5CA-E3/61 is 12.9 V, measured at the peak pulse current (IPPM) of 38.8 A using a 10/1000 μs waveform. This value is specified in the Electrical Characteristics table and represents the upper voltage limit imposed on protected circuitry during standardized surge events.
How does SMA5J7.5CA-E3/61 differ from SMA5J7.5A?
SMA5J7.5CA-E3/61 is bidirectional with symmetrical breakdown and clamping behavior, whereas SMA5J7.5A is unidirectional and features a cathode band marking. The "CA" suffix denotes bidirectional functionality - critical for AC signal lines or differential buses - while the "A" version is intended for DC rail protection where polarity is fixed and forward conduction must be blocked.
What PCB pad layout is recommended for optimal thermal and surge performance of SMA5J7.5CA-E3/61?
Vishay specifies mounting SMA5J7.5CA-E3/61 on 0.2" x 0.2" (5.0 mm x 5.0 mm) copper pads per terminal to achieve rated 500 W pulse power and thermal resistance of 80 °C/W. Deviating from this layout reduces surge current handling and increases junction temperature - especially critical in automotive and industrial applications where ambient temperatures exceed 85 °C.
SMA5J7.5CA-E3/61 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay General Semiconductor - Diodes Division
- Package/Case:
- DO-214AC, SMA
- Series:
- TransZorb®
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Zener
- Unidirectional Channels:
- -
- Bidirectional Channels:
- 1
- Voltage - Reverse Standoff (Typ):
- 7.5V
- Voltage - Breakdown (Min):
- 8.33V
- Voltage - Clamping (Max) @ Ipp:
- 12.9V
- Current - Peak Pulse (10/1000µs):
- 38.8A
- Power - Peak Pulse:
- 500W
- Power Line Protection:
- No
- Applications:
- General Purpose
- Capacitance @ Frequency:
- -
- Operating Temperature:
- -55°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AC (SMA)
SMA5J7.5CA-E3/61 FAQ
1.How can I place an order for SMA5J7.5CA-E3/61 through Aetrix?
Please submit a Request for Quotation (RFQ) for SMA5J7.5CA-E3/61 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SMA5J7.5CA-E3/61 reliable?
The price and inventory of SMA5J7.5CA-E3/61 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SMA5J7.5CA-E3/61 is usually 5 days.
3.What payment methods are accepted for SMA5J7.5CA-E3/61?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SMA5J7.5CA-E3/61 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SMA5J7.5CA-E3/61?
SMA5J7.5CA-E3/61 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SMA5J7.5CA-E3/61 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SMA5J7.5CA-E3/61?
For technical support, including SMA5J7.5CA-E3/61 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SMA5J7.5CA-E3/61 requirements.
6.How does Aetrix verify that SMA5J7.5CA-E3/61 is sourced from the original manufacturer or authorized distributors?
All SMA5J7.5CA-E3/61 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SMA5J7.5CA-E3/61 meets industry standards.
7.What is the process for return or replacement of SMA5J7.5CA-E3/61?
All SMA5J7.5CA-E3/61 units undergo pre-shipment inspection (PSI). If there is an issue with SMA5J7.5CA-E3/61, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SMA5J7.5CA-E3/61 part is unused and in its original packaging.
Return procedure for SMA5J7.5CA-E3/61:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SMA5J7.5CA-E3/61 Tags

-
ESD9B5.0ST5G
onsemi

-
DESD3V3E1BL-7B
Diodes Incorporated

-
ESD5Z3.3T1G
onsemi

-
D5V0H1B2LP-7B
Diodes Incorporated

-
D5V0P1B2LP-7B
Diodes Incorporated

-
DESD5V0U1BA-7
Diodes Incorporated

-
ESD5Z5.0T1G
onsemi

-
DESD5V0U1BB-7
Diodes Incorporated

-
D12V0L1B2LP-7B
Diodes Incorporated

-
PESD2V0Y1BSFYL
Nexperia USA Inc.

-
DF2S5M4CT,L3F
Toshiba Semiconductor and Storage

-
D5V0L1B2WS-7
Diodes Incorporated
Tech Hub
Comparator circuit design covering voltage thresholds, input limits, open-collector outputs, LM393 wiring, op-amp differences, hysteresis, timing, window detection and practical fault diagnosis.
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

