My Inquiry
My Account
STMicroelectronics SMP100LC-120
- Part No.:
- SMP100LC-120
- Manufacturer:
- STMicroelectronics
- Category:
- Thyristors
- Package:
- DO-214AA, SMB
- Datasheet:
-
SMP100LC-120.pdf
- Description:
- THYRISTOR 120V 400A DO-214AA
- Quantity:
- Payment:
- Shipping:
Inventory:6,702
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SMP100LC-120 from STMicroelectronics is a bidirectional thyristor surge suppressor (TSS) designed for fail-safe overvoltage protection on telecom and data lines. It features a 120 V breakover voltage (VBO), 100 A repetitive peak pulse current (10/1000 μs), 40 pF capacitance at 2 V, ≤2 μA leakage current, and 150 mA minimum holding current. It is used in xDSL line cards and Ethernet interfaces where low signal distortion and compliance with ITU-T K20/K21 and IEC 61000-4-5 are required.
For engineers reviewing the SMP100LC-120 datasheet, SMP100LC-120 pinout, SMP100LC-120 application, or SMP100LC-120 equivalent, this page provides verified electrical parameters, JEDEC DO-214AA (SMB) package details, bidirectional crowbar behavior, thermal derating guidance, and real-world telecom surge protection use cases aligned with GR-1089 Core and UL497B requirements.
Technical Context
The SMP100LC-120 operates as a voltage-triggered, bidirectional silicon-controlled rectifier (SCR) that latches into low-impedance conduction upon exceeding its dynamic breakover voltage (125 V typ.), maintaining conduction until current falls below 150 mA. Its fail-safe short-circuit mode ensures equipment remains protected even after multiple surges.
It delivers 100 A surge handling per IEC 61000-4-5 (10/1000 μs) with <40 pF junction capacitance at 2 V bias, enabling minimal insertion loss on high-speed lines up to 100 Mbps. Thermal resistance is 100 °C/W (junction-to-ambient, with recommended footprint), supporting continuous operation within -40 °C to +150 °C junction temperature range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Breakover Voltage (VBO) | 125 V (typical static, 120 V min), defines precise clamping threshold for bidirectional AC line protection |
| Repetitive Peak Pulse Current (IPP) | 100 A (10/1000 μs), supports repeated lightning-induced transients without degradation |
| Junction Capacitance (CJ) | 40 pF at 2 V, ensures signal integrity on xDSL/Ethernet lines with <0.5 dB insertion loss at 1 MHz |
| Leakage Current (IR) | ≤2 μA at 120 V, prevents standby power loss and false triggering in always-on telecom circuits |
| Holding Current (IH) | ≥150 mA, guarantees reliable latch-off only when fault current drops below safe system reset threshold |
| Surge Standards Compliance | IEC 61000-4-5 (4 kV), ITU-T K20/K21 (6 kV), GR-1089 Core (2.5–5 kV), UL497B recognized |
| Package | DO-214AA (SMB), JEDEC-registered, UL94 V0 epoxy, lead-free and halogen-free |
Pinout & Package
Package: DO-214AA (SMB), surface-mount, two-terminal device with cathode/anode symmetry for bidirectional operation. Dimensions: 3.30–3.95 mm length × 5.10–5.60 mm width × 1.90–2.45 mm height; weight 98 mg; recommended footprint per Figure 14 (DS1916 Rev 15, p.9).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (A) | Surge current entry point during positive half-cycle | Acts as main conduction path when voltage exceeds +VBO; symmetric with Cathode for bidirectional clamping |
| Cathode (K) | Surge current entry point during negative half-cycle | Acts as main conduction path when voltage exceeds –VBO; electrically identical to Anode in layout and function |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional crowbar protection | Triggers symmetrically above ±120 V, latching until current drops below 150 mA - eliminates need for back-to-back TVS diodes |
| Fail-safe short-circuit mode | Guarantees permanent low-impedance path under end-of-life surge stress, preventing open-circuit failure modes |
| Low 40 pF capacitance at 2 V | Enables use on 100 Mbps xDSL lines without signal rise-time degradation or bit-error-rate impact |
| UL497B recognition & UL94 V0 epoxy | Meets safety certification requirements for primary-side telecom interface protection without additional flame-retardant board design |
| JEDEC DO-214AA (SMB) package | Standardized footprint compatible with automated SMT assembly and IPC-7351B land patterns |
Applications
| xDSL Line Cards | Ethernet Physical Layer (PHY) |
|---|---|
Use Scenario: Protection of ADSL/VDSL line drivers against lightning-induced common-mode surges on twisted-pair copper loops. IC Role / Device Role / Timing Role: Bidirectional crowbar clamping element placed between line transformer secondary and PHY IC input pins. Use Value: 40 pF capacitance avoids signal attenuation at 30 MHz; 100 A surge rating withstands GR-1089 Core Level 1 (2.5 kV) without degradation. | Use Scenario: Surge suppression on 10/100BASE-TX Ethernet pairs exposed to building-entry surges per IEC 61000-4-5. IC Role / Device Role / Timing Role: Fail-safe shunt protector across differential pair, triggered before PHY ESD structures activate. Use Value: Latching action holds fault current until upstream breaker trips; UL497B recognition satisfies safety agency requirements for PoE-enabled ports. |
| Telecom Central Office Equipment | Industrial Data Acquisition Interfaces |
Use Scenario: First-level protection on T1/E1 interface cards subjected to intra-building surges (ITU-T K21, 1.5 kV). IC Role / Device Role / Timing Role: Primary surge arrestor mounted at connector entry, preceding transient voltage suppressors and filtering networks. Use Value: 125 V typical VBO coordinates with downstream TVS clamping at 130 V, ensuring staged energy diversion without misfire. | Use Scenario: Protection of RS-485/RS-422 fieldbus nodes in factory automation systems exposed to motor-switching transients. IC Role / Device Role / Timing Role: Bidirectional overvoltage clamp on differential bus lines, operating independently of polarity or ground reference. Use Value: –40 °C to +150 °C operating range supports deployment in uncooled control cabinets; DO-214AA package enables high-density routing on compact PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar thyristor surge suppressor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMCJ12CA | Unidirectional TVS diode, 12 V standoff, 1500 W peak power, 1000 pF capacitance at 1 V | Lacks latching behavior and fail-safe short-circuit mode; requires external crowbar circuit for sustained fault handling | Select only if low-voltage DC line protection is needed and bidirectional AC clamping is not required |
| TPSMF12A | Unidirectional TVS diode, 12 V standoff, 200 W peak power, 200 pF capacitance at 1 V | No holding current or crowbar function; clamps but does not latch; higher capacitance limits data rate compatibility | Use only for low-speed (<1 Mbps) industrial I/O protection where cost is prioritized over telecom-grade reliability |
Compared with SMP100LC-120, both alternatives lack bidirectional latching, fail-safe short-circuit behavior, and sub-50 pF capacitance - making them unsuitable for xDSL, Ethernet, or GR-1089-compliant telecom line protection where sustained surge coordination and signal fidelity are critical.
Availability
SMP100LC-120 is available at Aetrix Electronics and suitable for telecom infrastructure, industrial data acquisition, and Ethernet physical layer designs requiring stable component supply, long-term lifecycle support, and certified surge protection performance.
Supply support for SMP100LC-120 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, power, microcontroller, and sensor solutions for industrial, automotive, and communications markets.
The SMP100LC series belongs to ST's Telecom Circuit Protector product line, engineered specifically to meet stringent GR-1089, ITU-T K20/K21, and IEC 61000-4-5 surge immunity requirements in carrier-grade and enterprise networking equipment.
FAQ
What is the fail-safe behavior of SMP100LC-120 during end-of-life surge events?
The SMP100LC-120 enters a permanent short-circuit state when subjected to surge stress beyond its rated IPP, ensuring continued protection by diverting fault current rather than failing open. This behavior is inherent to its thyristor structure and is validated per UL497B test protocols, eliminating risk of unprotected downstream circuit exposure.
Can SMP100LC-120 be used on 1000BASE-T (Gigabit Ethernet) lines?
No - its 40 pF capacitance causes excessive signal attenuation above 62.5 MHz, degrading return loss and NEXT performance required for 1000BASE-T. It is qualified for 10/100BASE-TX (≤30 MHz) and xDSL (≤12 MHz); for Gigabit Ethernet, ST recommends the SMBJ15CA or specialized low-capacitance TSS variants with <5 pF.
How does SMP100LC-120 coordinate with downstream TVS diodes in a multi-stage protection scheme?
Its 125 V typical VBO is intentionally set ~10% higher than standard 130 V clamping TVS devices (e.g., SMAJ130A), ensuring the TSS triggers first to absorb bulk surge energy, while the TVS handles residual overshoot and provides faster response for ESD events. Coordination requires ≥1 Ω series impedance between stages.
Is SMP100LC-120 RoHS and REACH compliant?
Yes - it carries ST's ECOPACK2 designation: lead-free terminations, halogen-free molding compound, and full compliance with EU RoHS Directive 2011/65/EU and REACH Regulation (EC) No. 1907/2006. Full material declarations and test reports are available via ST's Quality Portal using order code SMP100LC-120.
SMP100LC-120 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- DO-214AA, SMB
- Series:
- SMP, TRISIL™
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Voltage - Breakover:
- 150V
- Voltage - Off State:
- 120V
- Voltage - On State:
- -
- Current - Peak Pulse (8/20µs):
- 400 A
- Current - Peak Pulse (10/1000µs):
- 100 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 75pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SMB
SMP100LC-120 FAQ
1.How can I place an order for SMP100LC-120 through Aetrix?
Please submit a Request for Quotation (RFQ) for SMP100LC-120 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SMP100LC-120 reliable?
The price and inventory of SMP100LC-120 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SMP100LC-120 is usually 5 days.
3.What payment methods are accepted for SMP100LC-120?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SMP100LC-120 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SMP100LC-120?
SMP100LC-120 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SMP100LC-120 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SMP100LC-120?
For technical support, including SMP100LC-120 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SMP100LC-120 requirements.
6.How does Aetrix verify that SMP100LC-120 is sourced from the original manufacturer or authorized distributors?
All SMP100LC-120 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SMP100LC-120 meets industry standards.
7.What is the process for return or replacement of SMP100LC-120?
All SMP100LC-120 units undergo pre-shipment inspection (PSI). If there is an issue with SMP100LC-120, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SMP100LC-120 part is unused and in its original packaging.
Return procedure for SMP100LC-120:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SMP100LC-120 Tags
-
TISP4015L1AJR-S
Bourns Inc.
-
TISP4015L1BJR-S
Bourns Inc.
-
SMP100LC-270
STMicroelectronics
-
TISP4240M3BJR-S
Bourns Inc.
-
SMP100LC-35
STMicroelectronics
-
SMP100LC-65
STMicroelectronics
-
SMP100LC-8
STMicroelectronics
-
TISP4P035L1NR-S
Bourns Inc.
-
TISP4350H3BJR-S
Bourns Inc.
-
TISP4011H1BJR-S
Bourns Inc.
-
SMP100LC-400
STMicroelectronics
-
P0300SALRP
Littelfuse Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
