STMicroelectronics SMP50-200
- Part No.:
- SMP50-200
- Manufacturer:
- STMicroelectronics
- Category:
- Thyristors
- Package:
- DO-214AC, SMA
- Datasheet:
-
SMP50-200.pdf
- Description:
- THYRISTOR 200V 150A DO-214AC
- Quantity:
- Payment:

- Shipping:

Inventory:4,430
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
SMP50-200 from STMicroelectronics is a bidirectional Trisil™ thyristor surge protector designed for primary overvoltage clamping in telecom line interfaces. It features 200 V stand-off voltage (VRM), 262 V dynamic breakover voltage (VBO), 12 mA minimum holding current (IH), 50 A repetitive peak pulse current (10/1000 µs), and 25 pF capacitance at 50 V - enabling robust lightning protection in xDSL and T1/E1 line cards without signal integrity degradation.
For engineers reviewing the SMP50-200 datasheet, SMP50-200 pinout, SMP50-200 application, or SMP50-200 equivalent, this device is selected for fail-safe short-circuit behavior under surge, UL497B and GR-1089 compliance, low-leakage operation (<2 µA), and SMA package compatibility with high-density PCB layouts in telecom infrastructure.
Technical Context
The SMP50-200 operates as a crowbar-type transient voltage suppressor: it remains high-impedance below VRM (200 V), triggers into low-impedance conduction at VBO (262 V typ.), and latches on until current falls below IH (12 mA min). Its bidirectional symmetry enables AC line protection without polarity constraints.
Thermal design relies on Rth(j-a) = 120 °C/W (SMA package) and IFS = 2.5 kA (8/20 µs fail-safe short-circuit rating), ensuring survivability during multi-kA surges while maintaining UL94 V0 flammability compliance and JEDEC DO-214AC footprint registration.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Stand-off Voltage (VRM) | 200 V - maximum continuous reverse/forward voltage before triggering; sets protection threshold for 48 V telecom systems with margin. |
| Dynamic Breakover Voltage (VBO) | 262 V typ. - actual turn-on voltage under 100 V/µs di/dt; ensures fast response to lightning transients (GR-1089 Level 1). |
| Holding Current (IH) | 12 mA min. - minimum current required to sustain conduction; guarantees reliable latch-on during surge decay in line-powered equipment. |
| Repetitive Peak Pulse Current (IPP) | 50 A @ 10/1000 µs - withstands repeated telecom-grade surges per ITU-T K20/K21 and FCC Part 68 Type A/B. |
| Junction Capacitance (C) | 25 pF @ 50 V - low enough to avoid signal attenuation in broadband xDSL (up to 30 MHz) and ISDN applications. |
| Leakage Current (IRM) | 2 µA max. @ VRM - negligible DC loading on analog line circuits; preserves impedance matching and minimizes power loss. |
Pinout & Package
SMP50-200 is housed in an SMA package (JEDEC DO-214AC), surface-mountable with gull-wing leads. The device is bidirectional and symmetrical: both terminals serve identical roles in AC line protection.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode/Cathode (A/K) | Bidirectional main terminal | Interchangeable terminals; no polarity marking - supports AC line protection without orientation constraints. |
| Cathode/Anode (K/A) | Bidirectional main terminal | Electrically identical to A/K; enables placement flexibility and eliminates assembly errors in dual-line configurations. |
Key Features
| Feature | Design Value |
|---|---|
| Fail-safe short-circuit mode | Latches into low-resistance state during surge and remains shorted until power cycle - prevents latent failure and ensures system-level fault visibility. |
| UL497B certification (E136224) | Validated for primary-side telecom surge protection per FCC Part 68, eliminating need for additional safety qualification in certified equipment. |
| UL94 V0 epoxy encapsulation | Self-extinguishing housing meets fire-safety requirements for central office and customer premises equipment. |
| JEDEC DO-214AC footprint | Standardized land pattern enables drop-in replacement and automated assembly compatibility across telecom BOMs. |
Applications
| xDSL Line Cards | T1/E1 Digital Trunk Interfaces |
|---|---|
|
Use Scenario: Protection of ADSL/VDSL line drivers and receivers against induced lightning surges on twisted-pair copper loops. IC Role / Device Role / Timing Role: Primary crowbar clamp placed between line transformer secondary and codec IC input, triggered within nanoseconds of overvoltage onset. Use Value: 25 pF capacitance avoids high-frequency roll-off in VDSL2 (up to 30 MHz); 200 V VRM accommodates ±48 V bias with headroom for ringing transients. |
Use Scenario: Surge suppression on T1/E1 balanced data lines in PBX, channel banks, and multiplexers exposed to building-entry surges. IC Role / Device Role / Timing Role: Bidirectional shunt protector mounted differential across each pair, clamping common-mode surges before they reach line interface ICs. Use Value: 50 A (10/1000 µs) rating satisfies GR-1089 Core First Level (2500 V/500 A); symmetrical structure maintains signal balance during clamping. |
| ISDN Terminal Equipment | Central Office Line Cards |
|
Use Scenario: Overvoltage protection in ISDN NT1 devices and terminal adapters subjected to longitudinal surges from PSTN coupling. IC Role / Device Role / Timing Role: Standoff-mode protector in series with line transformer primary, conducting only during >262 V transients to preserve DC loop integrity. Use Value: 2 µA leakage ensures uninterrupted 2B+D signaling; 12 mA IH guarantees sustained conduction through 100 ms surge tails per ITU-T K20. |
Use Scenario: Front-end protection in carrier-grade DSLAM and ONU line cards requiring multi-level coordination with downstream TVS and gas discharge tubes. IC Role / Device Role / Timing Role: First-stage crowbar element in cascaded protection network, absorbing bulk energy before secondary clamps limit residual voltage. Use Value: Fail-safe short-circuit behavior provides deterministic fault signature for remote diagnostics; UL497B listing simplifies regulatory submission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar bidirectional crowbar protection applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SMP50-180 | 180 V VRM, 235 V VBO - lower trigger threshold; 14 mA IH | Better suited for 24–48 V systems with tighter voltage margins; higher IH improves reliability in low-current hold conditions. | Select when protecting legacy analog POTS lines where lower clamping voltage reduces stress on downstream components. |
| SMP50-220 | 220 V VRM, 285 V VBO - higher standoff; 12 mA IH, 25 pF C | Preferred for newer 56 V PoE-powered DSLAMs or hybrid AC/DC line interfaces requiring extended voltage headroom. | Choose for next-gen equipment facing higher induced surges per updated GR-1089 intra-building requirements (1500 V). |
Compared with SMP50-180 and SMP50-220, the SMP50-200 offers optimal balance between 48 V system compatibility and margin against 2500 V GR-1089 surges - making it the default selection for standard xDSL and T1/E1 line card designs requiring validated UL497B performance at 200 V nominal.
Availability
SMP50-200 is available at Aetrix Electronics and suitable for xDSL line cards, T1/E1 digital trunk interfaces, ISDN terminal equipment, and central office line cards requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for SMP50-200 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, microcontroller, power, and protection devices for industrial, automotive, and communications markets.
The Trisil™ product line was developed specifically for fail-safe, high-energy surge protection in telecom infrastructure - emphasizing crowbar reliability, regulatory compliance (UL497B, GR-1089), and long-term stability in harsh electrical environments.
FAQ
What is the fail-safe behavior of SMP50-200 during surge events?
The SMP50-200 enters a permanent short-circuit state when subjected to surges exceeding its IFS rating (2.5 kA, 8/20 µs), providing deterministic fault indication and preventing latent degradation. This behavior is intrinsic to its thyristor structure and is validated per UL497B file E136224 - unlike MOVs or TVS diodes that may degrade silently.
Can SMP50-200 be used in AC line applications without polarity concerns?
Yes - SMP50-200 is a fully bidirectional device with symmetrical Anode/Cathode terminals. Its identical forward and reverse characteristics eliminate polarity marking requirements and simplify layout in AC-coupled telecom interfaces such as xDSL and ISDN, where line transformers deliver floating differential signals.
How does SMP50-200 compare to standard TVS diodes in telecom surge protection?
Unlike unidirectional TVS diodes, SMP50-200 provides crowbar action with latch-on behavior and fail-safe shorting, offering superior energy handling (50 A, 10/1000 µs) and immunity to aging. Its 25 pF capacitance is comparable to low-capacitance TVS devices but with higher surge endurance and regulatory validation for primary-side telecom use.
Is SMP50-200 compliant with modern telecom standards like GR-1089 and ITU-T K20?
Yes - SMP50-200 meets GR-1089 Core First Level (2500 V, 500 A, 2/10 µs), ITU-T K20/K21 (6000 V, 150 A, 10/700 µs), and FCC Part 68 lightning surge requirements. Its UL497B listing (E136224) and documented performance in Table 1 confirm compliance without additional system-level testing.
SMP50-200 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Package/Case:
- DO-214AC, SMA
- Series:
- SMP, TRISIL™
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Voltage - Breakover:
- 267V
- Voltage - Off State:
- 200V
- Voltage - On State:
- -
- Current - Peak Pulse (8/20µs):
- 150 A
- Current - Peak Pulse (10/1000µs):
- 50 A
- Current - Hold (Ih):
- 150 mA
- Number of Elements:
- 1
- Capacitance:
- 25pF
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- DO-214AC (SMA)
SMP50-200 FAQ
1.How can I place an order for SMP50-200 through Aetrix?
Please submit a Request for Quotation (RFQ) for SMP50-200 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for SMP50-200 reliable?
The price and inventory of SMP50-200 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for SMP50-200 is usually 5 days.
3.What payment methods are accepted for SMP50-200?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for SMP50-200 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for SMP50-200?
SMP50-200 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your SMP50-200 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for SMP50-200?
For technical support, including SMP50-200 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your SMP50-200 requirements.
6.How does Aetrix verify that SMP50-200 is sourced from the original manufacturer or authorized distributors?
All SMP50-200 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that SMP50-200 meets industry standards.
7.What is the process for return or replacement of SMP50-200?
All SMP50-200 units undergo pre-shipment inspection (PSI). If there is an issue with SMP50-200, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The SMP50-200 part is unused and in its original packaging.
Return procedure for SMP50-200:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
SMP50-200 Tags

-
TISP4015L1AJR-S
Bourns Inc.

-
TISP4015L1BJR-S
Bourns Inc.

-
SMP100LC-270
STMicroelectronics

-
TISP4240M3BJR-S
Bourns Inc.

-
SMP100LC-35
STMicroelectronics

-
SMP100LC-65
STMicroelectronics

-
SMP100LC-8
STMicroelectronics

-
TISP4P035L1NR-S
Bourns Inc.

-
TISP4350H3BJR-S
Bourns Inc.

-
TISP4011H1BJR-S
Bourns Inc.

-
SMP100LC-400
STMicroelectronics

-
P0300SALRP
Littelfuse Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

