STMicroelectronics ST33HTPH2032AHD1
- Part No.:
- ST33HTPH2032AHD1
- Manufacturer:
- STMicroelectronics
- Category:
- Application Specific Microcontrollers
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
ST33HTPH2032AHD1.pdf
- Description:
- IC MCU 32BIT FLASH 32VFQFPN
- Quantity:
- Payment:

- Shipping:

Inventory:3,612
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
ST33HTPH2032AHD1 from STMicroelectronics is a Flash-memory-based Trusted Platform Module (TPM) 2.0 security IC compliant with TCG TPM Library Specification 2.0 Level 0 Rev 138 and PC Client Specific Platform Spec 1.03, featuring Arm® SecurCore® SC300™ 32-bit RISC core, FIPS 140-2 Level 2 and Common Criteria EAL4+ certifications, and SPI interface supporting up to 33 MHz in CRB/FIFO modes for secure boot and attestation in industrial edge controllers.
For engineers reviewing the ST33HTPH2032AHD1 datasheet, ST33HTPH2032AHD1 pinout, ST33HTPH2032AHD1 application, or ST33HTPH2032AHD1 equivalent, key selection criteria include extended temperature operation (−40 °C to 105 °C), dual-voltage support (1.8 V / 3.3 V), hardware physical presence (PP) and GPIO (GPI) for low-power mode control, and certified cryptographic acceleration including RSA-2048, ECC-256, AES-256, and SP800-90A-compliant DRBG + AIS-31 Class PTG2 TRNG.
Technical Context
The ST33HTPH2032AHD1 implements a dedicated TPM 2.0 stack on an Arm SecurCore SC300 core with memory protection unit (MPU), active shield, environmental sensors, and fault-injection countermeasures. It executes TPM commands exclusively in CRB and FIFO SPI protocol modes without legacy TIS support.
Its security architecture integrates a FIPS-compliant RNG combining SHA256-based DRBG and true entropy from analog noise sources, alongside hardware-accelerated RSA, ECC, AES, HMAC-SHA, and ECDAA operations - all operating within a tamper-resistant boundary validated to CC EAL4+ and FIPS 140-2 Level 2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| TPM Standard | TCG TPM Library 2.0 Level 0 Rev 138; supports full TPM 2.0 command set only - no backward compatibility with TPM 1.2. |
| SPI Interface | Up to 33 MHz clock rate in CRB and FIFO modes; supports software/hardware physical presence signaling via PP pin. |
| Cryptographic Engine | Hardware-accelerated RSA-1024/2048, ECC-224/256, AES-128/192/256, HMAC-SHA-1/256, ECDH, ECDAA - all executed inside secure boundary. |
| RNG Compliance | FIPS 140-2 compliant: SP800-90A SHA256 DRBG + AIS-31 Class PTG2 TRNG - entropy source validated for unpredictability and health monitoring. |
| Operating Range | −40 °C to +105 °C ambient; supports 3.3 V supply at extended temperature - enables deployment in automotive under-hood and industrial PLC environments. |
| Non-volatile Memory | 112 Kbytes user-dedicated Flash memory for persistent keys, policies, and firmware updates - enables field-upgradable TPM logic per TCG requirements. |
| ESD Protection | 4 kV HBM on all I/O pins - ensures robustness during board assembly and system-level electrostatic events. |
Pinout & Package
ST33HTPH2032AHD1 is packaged in VFQFPN32 (5 × 5 mm, 0.5 mm pitch), a leadless quad flat pack with exposed thermal pad (Pin 33, not internally connected). The package supports high-density PCB layouts and enhanced thermal dissipation (θJA = 35.8 °C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VPS | Power supply input | Accepts 1.8 V or 3.3 V DC; requires mandatory 10 µF + 100 nF decoupling per datasheet Figure 4 - critical for stable cryptographic operation. |
| GND | Ground reference | Primary return path for digital and analog domains; must be low-impedance connection to motherboard ground plane. |
| SPI_RST | Active-low reset | Asynchronous hard reset; external pull-up required if not actively driven - ensures deterministic TPM initialization state. |
| MISO | SPI data output | Master Input, Slave Output; tri-state when SPI_CS inactive - enables multi-slave bus sharing. |
| MOSI | SPI data input | Master Output, Slave Input; sampled on SPI_CLK rising edge - supports full-duplex TPM command/response flow. |
| SPI_CLK | SPI clock input | Driven by host controller; max 33 MHz frequency defines TPM throughput ceiling for key generation and signing. |
| SPI_CS | Chip select | Active-low enable; internal pull-up - eliminates need for external resistor unless shared bus requires stronger drive. |
| SPI_PIRQ | Interrupt request | Open-drain, active-low signal indicating pending TPM event (e.g., command completion); requires external pull-up. |
| PP | Physical presence | Active-high input with internal pull-down; used to authorize sensitive operations (e.g., TPM_Clear) - prevents unauthorized firmware reset. |
| GPI | General-purpose input | Configurable for TPM standby activation/deactivation (TPMLowPowerByGPIO); external 10 kΩ pull-up recommended if unused. |
Key Features
| Feature | Design Value |
|---|---|
| Firmware Upgradability | Persistent Flash loader enables field updates to new TPM 2.0 library revisions - maintains compliance as TCG standards evolve. |
| Multi-Level Certification | Common Criteria EAL4+ and FIPS 140-2 Level 2 - satisfies stringent government and enterprise procurement mandates for cryptographic modules. |
| Environmental Hardening | Active shield + power/temperature/voltage sensors detect tampering attempts - triggers zeroization of sensitive keys upon anomaly detection. |
| Dual-Voltage Operation | 1.8 V (−25 °C to +85 °C) or 3.3 V (−40 °C to +105 °C) supply - allows integration into both commercial and extended-temperature industrial platforms. |
| Secure Boot Integration | Hardware-enforced measurement and sealing of boot components - enables remote attestation of firmware integrity to cloud or management servers. |
Applications
| Industrial PLC Security | Automotive Telematics Gateway |
|---|---|
|
Use Scenario: Secure firmware update and remote attestation in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: TPM 2.0 root-of-trust for measuring bootloader, OS, and application images; signs attestation reports for cloud verification. Use Value: Prevents unauthorized firmware modification and enables OEM-controlled over-the-air (OTA) updates with cryptographic proof of origin and integrity. |
Use Scenario: Cryptographic identity and secure channel establishment between vehicle ECUs and backend telematics servers. IC Role / Device Role / Timing Role: Hardware-backed key storage and signing engine for TLS client authentication and vehicle identity certificates. Use Value: Enables PKI-based mutual authentication without exposing private keys to host microcontroller - mitigates firmware extraction attacks. |
| Medical Imaging Device Integrity | Smart Grid Substation Controller |
|
Use Scenario: Ensuring regulatory compliance and data provenance in FDA-cleared MRI/PET scanner control systems. IC Role / Device Role / Timing Role: Seals configuration parameters and logs tamper-evident audit trails using TPM NV storage and PCR extend operations. Use Value: Provides verifiable evidence of unmodified software stack during regulatory audits - satisfies IEC 62304 and HIPAA device integrity requirements. |
Use Scenario: Secure key management and encrypted communication in IEC 61850-compliant substation automation controllers. IC Role / Device Role / Timing Role: Generates and stores domain-specific keys for GOOSE message signing and SMV encryption - isolated from RTOS vulnerabilities. Use Value: Meets NIST SP 800-53 AC-17 and IEC 62351-3 requirements for cryptographic protection of critical grid telemetry and control signals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar TPM 2.0 security module applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| Infineon SLB9670 | Supports LPC and SPI interfaces; certified to Common Criteria EAL4+ and FIPS 140-2 Level 2; uses proprietary secure core (not Arm-based). | LPC interface preferred in legacy x86 PC platforms; lacks extended temperature grade (−40 °C to +105 °C) support in standard variants. | Select when LPC bus integration is required or when leveraging Infineon's TPM ecosystem tools (e.g., TPM2-TSS stack). |
| NXP A71CH | Secure element with SE050 backend; supports I²C only; certified to CC EAL5+ but not FIPS 140-2; no native TPM 2.0 stack - requires host-side middleware. | Targeted at IoT endpoints with space-constrained designs; relies on host processor for TPM command translation - increases software validation burden. | Select for cost-sensitive, low-power IoT nodes where full TPM 2.0 compliance is secondary to basic key storage and TLS offload. |
Compared with SLB9670 and A71CH, ST33HTPH2032AHD1 uniquely combines Arm SecurCore SC300 execution, extended temperature operation, native TPM 2.0 firmware, and dual-voltage flexibility - making it optimal for industrial and automotive edge devices requiring certified, self-contained trust anchors.
Availability
ST33HTPH2032AHD1 is available at Aetrix Electronics and suitable for industrial PLCs, automotive telematics gateways, medical imaging systems, and smart grid substation controllers requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for ST33HTPH2032AHD1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, analog ICs, MEMS, and secure elements for industrial, automotive, and consumer markets.
The STSAFE-TPM product line delivers standardized, certified TPM 2.0 solutions targeting embedded, PC, mobile, and computing applications - engineered to simplify integration of hardware-rooted trust into resource-constrained platforms.
FAQ
What is the maximum SPI clock frequency supported by ST33HTPH2032AHD1?
The device supports SPI clock frequencies up to 33 MHz in both CRB and FIFO protocol modes, enabling high-throughput TPM command execution such as RSA-2048 signature generation in under 120 ms. This timing is validated across the full −40 °C to +105 °C operating range with 3.3 V supply.
Does ST33HTPH2032AHD1 support TPM 1.2 commands?
No - ST33HTPH2032AHD1 implements TPM 2.0 commands exclusively and does not support TPM 1.2 legacy functionality. Its firmware stack is built to TCG TPM Library Specification 2.0 Level 0 Rev 138, and no backward-compatible mode is provided.
How is physical presence enforced on this device?
Physical presence is implemented via the PP (Physical Presence) pin, an active-high input with internal pull-down. When asserted, it authorizes privileged operations like TPM2_Clear or dictionary attack lockout reset - preventing remote or automated execution of destructive commands without hardware-level confirmation.
What certifications apply to ST33HTPH2032AHD1?
The device holds Common Criteria EAL4+ certification against the TPM 2.0 Protection Profile and FIPS 140-2 Level 2 validation. These certifications cover the entire silicon, firmware, and cryptographic implementation - verified by accredited labs and published in the NIAP and NIST CMVP databases.
ST33HTPH2032AHD1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- ST33
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Applications:
- Trusted Platform Module (TPM)
- Core Processor:
- ARM® SecurCore® SC300
- Program Memory Type:
- FLASH
- Controller Series:
- ST33H
- RAM Size:
- -
- Interface:
- SPI
- Number of I/O:
- -
- Voltage - Supply:
- 1.8V, 3.3V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VFQFPN (5x5)
ST33HTPH2032AHD1 FAQ
1.How can I place an order for ST33HTPH2032AHD1 through Aetrix?
Please submit a Request for Quotation (RFQ) for ST33HTPH2032AHD1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for ST33HTPH2032AHD1 reliable?
The price and inventory of ST33HTPH2032AHD1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for ST33HTPH2032AHD1 is usually 5 days.
3.What payment methods are accepted for ST33HTPH2032AHD1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for ST33HTPH2032AHD1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for ST33HTPH2032AHD1?
ST33HTPH2032AHD1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your ST33HTPH2032AHD1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for ST33HTPH2032AHD1?
For technical support, including ST33HTPH2032AHD1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your ST33HTPH2032AHD1 requirements.
6.How does Aetrix verify that ST33HTPH2032AHD1 is sourced from the original manufacturer or authorized distributors?
All ST33HTPH2032AHD1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that ST33HTPH2032AHD1 meets industry standards.
7.What is the process for return or replacement of ST33HTPH2032AHD1?
All ST33HTPH2032AHD1 units undergo pre-shipment inspection (PSI). If there is an issue with ST33HTPH2032AHD1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The ST33HTPH2032AHD1 part is unused and in its original packaging.
Return procedure for ST33HTPH2032AHD1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
ST33HTPH2032AHD1 Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

