Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Audio Amplifiers

STMicroelectronics STA533WF13TR

Name: STA533WF13TR
Brand: STMicroelectronics
SKU: STA533WF13TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STA533WF13TR

Manufacturer:: STMicroelectronics

Category:: Audio Amplifiers

Package:: 36-PowerBFSOP (0.295", 7.50mm Width)

Datasheet:: STA533WF13TR.pdf

Description:: IC AMP AB QUAD 20W POWERSSO36

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,610

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STA533WF13TR from STMicroelectronics is a monolithic quad half-bridge power stage in Multipower BCD technology, designed as the output stage for stereo Full Flexible Amplifier (FFX™) systems. It delivers 20 W × 2 into 8-Ω loads at 10% THD with V_CC = 18 V in BTL mode, features 200-mΩ R_dsON complementary DMOS outputs, CMOS-compatible logic inputs, and integrated thermal/short-circuit/undervoltage protection.

For engineers reviewing the STA533WF13TR datasheet, STA533WF13TR pinout, STA533WF13TR application, or STA533WF13TR equivalent, key selection considerations include its dual-bridge or parallel-BTL reconfigurability via CONFIG pin, thermal warning (THWARN) and fault (FAULT) open-drain outputs, 36-pin PowerSSO-EPD package with exposed thermal pad, and support for FFX™ and binary PWM modulation schemes in audio power amplification.

Technical Context

The STA533WF13TR implements four independent half-bridge stages-two per channel-with configurable interconnection (normal dual-bridge or parallel single-bridge via CONFIG pin tied to VDD). Its logic interface uses VL-referenced thresholds, enabling compatibility with 3.3-V control signals while supporting damped ternary (FFX™) or binary PWM input formats.

Protection architecture includes real-time thermal monitoring (THWARN active-low at 130 °C), thermal shutdown at 150 °C with 25 °C hysteresis, undervoltage lockout (3.5–4.3 V), and overcurrent limiting (3.0–4.0 A). Output dead time is dynamically adjusted (10–20 ns high-current, 5–10 ns static), and all power MOSFETs enter high-impedance state upon FAULT assertion or TRISTATE activation.

Key Specifications

Parameter	Value and Actual Design Meaning
V_CC Range	5.0–18 V DC supply; supports 18-V operation for 20-W/channel BTL output into 8 Ω
R_dsON	180–230 mΩ (typ/max); low conduction loss enables high-efficiency Class-D audio output
Output Power	20 W × 2 @ 10% THD, 8 Ω, V_CC = 18 V (BTL); up to 40 W @ 4 Ω in parallel-BTL mode
Thermal Warning	THWARN asserts low at T_j = 130 °C; provides early fault indication before shutdown at 150 °C
Logic Compatibility	CMOS inputs referenced to VL (2.7–3.6 V); supports 3.3-V microcontroller or DSP interface without level-shifting
Protection Features	Integrated undervoltage lockout, short-circuit current limit (3.0–4.0 A), thermal shutdown, and fault reporting
Package Thermal R_θJC	1.5 °C/W (junction-to-case via exposed pad); enables compact heatsinking on double-layer PCBs

Pinout & Package

The STA533WF13TR is housed in a 36-pin PowerSSO package with exposed pad down (EPD), optimized for thermal dissipation and high-current audio output routing. All duplicated power, ground, and output pins must be connected in parallel for reliable operation.

Pin/Terminal	Circuit Role	Design Meaning
1, 5, 6, 13, 14, 19, 20	Ground / Reference Node	GNDSUB (substrate), GND2B/GND2A/GND1B/GND1A (channel grounds), GNDCLEAN (logic ground), GNDREG (internal regulator filter)
2–3, 8–9, 10–11, 16–17	Power Output	OUT2B/OUT2A/OUT1B/OUT1A - complementary half-bridge outputs; each pair forms one H-bridge leg
4, 7, 12, 15, 33–34, 35–36	Supply Input	VCC2B/VCC2A/VCC1B/VCC1A (18-V channel supplies), VSS (5-V regulator reference), VCCSIG (internal VSS filter)
23–26, 28–32	Control Input	CONFIG (parallel mode enable), PWRDN (standby), TRISTATE (Hi-Z), IN1A/IN1B/IN2A/IN2B (PWM inputs)
27, 28	Status Output	FAULT (open-drain fault indicator), THWARN (open-drain thermal warning)
21–22, 29	Reference & Interface	VDD (5-V internal regulator output), VL (logic threshold reference), FAULT/THWARN pull-up required externally

Key Features

Feature	Design Value
Configurable Bridge Topology	Pin CONFIG selects normal dual-bridge or parallel-BTL mode-enabling 40 W into 4 Ω without external components
Thermal Management Interface	Dedicated THWARN pin provides early thermal alert at 130 °C, allowing system-level thermal throttling before shutdown
Robust Protection Architecture	Simultaneous undervoltage lockout (3.5–4.3 V), overcurrent limit (3.0–4.0 A), and thermal shutdown with hysteresis
Low-Power Control Logic	PWRDN and TRISTATE pins enable zero-output standby and safe Hi-Z state during power sequencing or fault recovery
Optimized for FFX™ Modulation	Supports damped ternary switching with matched R_dsON (≥95% P/N channel matching) and <10 ns dynamic dead time

Applications

Home Audio Amplifiers

Automotive Infotainment Systems

Use Scenario: Stereo Class-D amplifier module delivering 20 W per channel into 8-Ω speakers in compact AV receivers.

IC Role / Device Role / Timing Role: Quad half-bridge output stage converting FFX™ or binary PWM signals into amplified audio; handles both channels with independent bridge control.

Use Value: Enables high-efficiency, low-heat design using only one IC instead of two dual-half-bridge devices-reducing BOM count and PCB area.

Use Scenario: Rear-seat entertainment amplifier powering 4-Ω speakers in vehicle cabin with space-constrained mounting.

IC Role / Device Role / Timing Role: Reconfigured in parallel-BTL mode (via CONFIG pin) to deliver 40 W into 4 Ω, meeting automotive loudness and transient power requirements.

Use Value: Eliminates need for external current-sharing circuitry while maintaining thermal safety via THWARN-driven fan control or DSP gain reduction.

Professional Audio Mixers

Smart Speaker Reference Designs

Use Scenario: Monitor output stage in compact digital mixing consoles requiring clean 10% THD performance at full rated power.

IC Role / Device Role / Timing Role: Dual-bridge configuration with precise dead-time control (5–10 ns static, 10–20 ns dynamic) minimizes crossover distortion in analog reconstruction.

Use Value: Delivers consistent 20-W/channel output across temperature range (0–70 °C) with built-in undervoltage lockout preventing brownout-induced pop noise.

Use Scenario: Voice-assistant speaker with integrated DSP and Class-D amplifier driving 8-Ω full-range drivers.

IC Role / Device Role / Timing Role: Accepts 3.3-V logic-level PWM from embedded audio SoC; VL pin ensures input threshold tracks SoC I/O voltage for robust timing margin.

Use Value: Reduces external component count-no level shifters needed-and simplifies layout with dedicated GNDCLEAN and GNDREG pins isolating logic and power grounds.

Equivalent & Alternatives

The following parts are listed as comparable options for similar quad half-bridge audio power stage applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TAS5381AIDAPR	32-V max V_CC, 150-mΩ R_dsON, integrated gate drivers, no CONFIG pin for parallel mode	Targeted at higher-voltage industrial audio; lacks hardware-configurable parallel-BTL topology	Choose when >18-V supply or lower R_dsON is critical, but accept fixed dual-bridge operation and TI-specific control protocol
IRS2092SPBF	Standalone half-bridge driver (not integrated power stage); requires external MOSFETs and discrete protection	Used in custom high-power designs where thermal management and component selection are fully controlled	Choose when board-level thermal design, MOSFET selection, or cost-sensitive discrete implementation outweighs integration benefits

Compared with TAS5381AIDAPR and IRS2092SPBF, the STA533WF13TR uniquely combines reconfigurable parallel-BTL capability, integrated thermal warning signaling, and VL-referenced logic in a single PowerSSO-EPD package-making it optimal for compact, self-protecting stereo audio systems requiring flexible output scaling.

Availability

STA533WF13TR is available at Aetrix Electronics and suitable for home audio amplifiers, automotive infotainment systems, and professional audio mixers requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.

Supply support for STA533WF13TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in analog, power, and microcontroller solutions for industrial, automotive, and consumer markets.

The STA533WF13TR belongs to ST's FFX™ audio power stage product line, engineered specifically for high-efficiency, thermally robust Class-D amplification in space-constrained stereo and multi-channel audio systems.

FAQ

What is the function of the CONFIG pin on the STA533WF13TR?

The CONFIG pin selects operational mode: grounded for standard dual-bridge operation (20 W × 2 into 8 Ω), or tied to VDD to enable parallel-BTL configuration (40 W into 4 Ω). This hardware-selectable mode eliminates firmware dependency and ensures deterministic startup behavior without software initialization.

How does the THWARN pin differ from the FAULT pin in fault handling?

THWARN is an early-warning signal that goes low when junction temperature exceeds 130 °C-allowing system-level thermal mitigation before shutdown. FAULT asserts low only during active fault conditions (thermal shutdown, short circuit, or undervoltage), forcing all outputs into high-impedance state and requiring TRISTATE toggle or external RC reset for recovery.

Can the STA533WF13TR operate with a 3.3-V logic supply while using 18-V V_CC?

Yes-the VL pin sets the logic threshold reference; applying 3.3 V to VL configures all digital inputs (PWRDN, TRISTATE, CONFIG, IN1A–IN2B) for 3.3-V compatible operation, independent of the 18-V power rail. This eliminates level-shifting requirements when interfacing with common microcontrollers or DSPs.

What is the recommended PCB layout practice for the GNDREG and GNDCLEAN pins?

GNDREG must be decoupled with a dedicated 1-μF X7R capacitor and connected *only* to the internal regulator ground-not shared with power or signal grounds. GNDCLEAN serves as the clean logic ground reference and should be routed separately to minimize noise coupling into the PWM interface and protection comparators.

STA533WF13TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 36-PowerBFSOP (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Obsolete

Type:: Class AB

Output Type:: 4 Half Bridge

Max Output Power x Channels @ Load:: 20W x 2 @ 8Ohm

Voltage - Supply:: 5V ~ 18V

Features:: Thermal and Short-Circuit Protection

Mounting Type:: Surface Mount

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Supplier Device Package:: PowerSSO-36 EPD

STA533WF13TR FAQ

1.How can I place an order for STA533WF13TR through Aetrix?

Please submit a Request for Quotation (RFQ) for STA533WF13TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STA533WF13TR reliable?

The price and inventory of STA533WF13TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STA533WF13TR is usually 5 days.

3.What payment methods are accepted for STA533WF13TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STA533WF13TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STA533WF13TR?

STA533WF13TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STA533WF13TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STA533WF13TR?

For technical support, including STA533WF13TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STA533WF13TR requirements.

6.How does Aetrix verify that STA533WF13TR is sourced from the original manufacturer or authorized distributors?

All STA533WF13TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STA533WF13TR meets industry standards.

7.What is the process for return or replacement of STA533WF13TR?

All STA533WF13TR units undergo pre-shipment inspection (PSI). If there is an issue with STA533WF13TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STA533WF13TR part is unused and in its original packaging.

Return procedure for STA533WF13TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…