STMicroelectronics STNRG328S
- Part No.:
- STNRG328S
- Manufacturer:
- STMicroelectronics
- Category:
- Power Management - Specialized
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
STNRG328S.pdf
- Description:
- DIGITAL CONTROLLER FOR STC/HSTC
- Quantity:
- Payment:

- Shipping:

Inventory:395
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STNRG328S from STMicroelectronics is a digital controller IC for STC/HSTC open-loop resonant DC/DC converters, performing intermediate bus conversion from 40–60 V input to programmable output voltages via 2:1–10:1 conversion ratios, delivering 500 W–2 kW output power with peak efficiency of 98.4%, and featuring integrated SMED-based control, ZCD-driven deadtime/frequency management, and PMBus interface for real-time parameter programming in server power systems.
For engineers reviewing the STNRG328S datasheet, STNRG328S pinout, STNRG328S application, or STNRG328S equivalent, key selection criteria include resonant topology support (STC/HSTC), ZCD-enabled adaptive deadtime control, 140–300 kHz programmable switching frequency, 10-bit ADC with six analog inputs, and dual-voltage operation (3.3 V / 5 V).
Technical Context
The STNRG328S implements a State Machine Event Driven (SMED) architecture that autonomously generates six independent PWM signals and reacts to internal events (e.g., ZCD zero-current detection) and external triggers (e.g., ENABLE_STC, SelMasterSlave) without CPU intervention. Its core timing relies on an internal 96 MHz PLL for precise high-frequency PWM generation and ZCD matrix lookup.
Control execution is decoupled from firmware runtime: SMED handles real-time resonant timing (deadtime, frequency sweep), while the embedded STM8 supervisory MCU manages configuration, PMBus communication, EEPROM/Flash access, and protection state transitions - enabling deterministic response to overvoltage, undervoltage, overtemperature, and overcurrent faults.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Topology Support | STC and HSTC open-loop resonant converters - enables fixed-duty, variable-frequency soft-switching with no feedback loop required. |
| Conversion Ratio Range | 2:1 to 10:1 - allows single-controller flexibility across multiple output voltages (e.g., 12 V, 5 V, 3.3 V) from 48 V bus. |
| Switching Frequency | 140–300 kHz programmable - dynamically adjusted via ZCD to maintain resonance under load and component variation. |
| ADC Resolution & Channels | 10-bit, 6-channel sequential ADC - samples VIN, VOUT, ZCD1/ZCD2, TEMP, and VOUT_Efuse for closed-loop protection and feed-forward control. |
| Memory Resources | 32 KB Flash (20-yr retention @55°C), 1 KB EEPROM (20-yr @85°C), 6 KB RAM - supports field-updatable firmware and persistent ZCD matrix calibration tables. |
| Communication Interface | PMBus v1.3 over I²C - enables full remote configuration of protection thresholds, frequency steps, OVP/UVP limits, and thermal shutdown parameters. |
| Operating Temperature | −40 °C to +105 °C - qualified for industrial and server-grade power supply environments with extended thermal margin. |
Pinout & Package
STNRG328S is housed in a VFQFPN32 (5 × 5 mm, 0.5 mm pitch) package with wettable flanks, optimized for high-density server PSU layouts and automated optical inspection (AOI).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 6, 7, 32 | I²C interface pins | Support PMBus configuration and telemetry; I2C_ADDR1/2 set 7-bit slave address (0x50–0x56); SMB_ALERT provides open-drain fault reporting. |
| 4, 22, 23, 26 | Digital inputs | Enable_STC initiates soft-start; SelMasterSlave configures ZCD logic per resonant path; DIGIN[5]/DIGIN[3_2] feed PWM0 edges into SMED for deadtime generation. |
| 5, 24, 25 | PWM/digital outputs | PWM[0]/PWMY[1] drive complementary gate signals; DT1/DT2 deliver precisely timed deadtime pulses synchronized to ZCD events. |
| 8–12, 15–21, 27 | Analog comparators & ADC inputs | VOUT_OVP/VOUT_UVP/VDRV_Prot enable hardware-level protections; VIN/VOUT/ZCD1/ZCD2/TEMP/VOUT_Efuse feed real-time sensing into SMED decision engine. |
| 13, 14, 29, 30, 31 | Power & reference | VDDA/VSSA isolate analog domain; VDD/VSS power digital/I/O; VREF supplies internal 1.8 V reference for ADC and comparators. |
Key Features
| Feature | Design Value |
|---|---|
| ZCD-Driven Resonant Control | Uses ZCD1/ZCD2 analog inputs to detect MOSFET body diode conduction zero-crossing, enabling automatic deadtime and frequency adjustment to sustain LC resonance across line/load/component drift. |
| Hardware-Accelerated SMED Engine | Generates six independent PWMs with sub-microsecond event response - eliminates software latency in critical timing paths like soft-start, fault shutdown, and frequency sweep. |
| Configurable Protection Suite | Integrated comparators monitor VIN, VOUT, VDRV, temperature, and Efuse voltage - trigger immediate EFUSE_Enable deactivation and PGOOD assertion loss without firmware involvement. |
| Dual-Voltage Operation | Accepts 3.3 V or 5 V VDD supply - simplifies integration with existing server board power rails and avoids level-shifting for gate drivers or hot-swap controllers. |
| Field-Programmable ZCD Matrix | Stores up to 19 calibrated frequency/deadtime pairs in EEPROM - enables per-board tuning for resonant tank variations and supports 15 preloaded STC/HSTC configurations via SelCfgBoard resistor divider. |
Applications
| Server Intermediate Bus Converter | Telecom 48 V to 12 V Distribution |
|---|---|
Use Scenario: High-efficiency 48 V-to-12 V conversion in rack-mounted servers with dynamic load steps and strict 80 PLUS Titanium requirements. IC Role / Device Role / Timing Role: Digital resonant controller managing STC topology, executing ZCD-based frequency modulation and deadtime adaptation in real time to sustain >98% efficiency across 10–100% load. Use Value: Eliminates need for magnetic feedback components and reduces BOM count by integrating ADC, comparators, PWM generators, and PMBus interface in one 5×5 mm IC. | Use Scenario: Compact 48 V-to-12 V intermediate bus converter in telecom base station power shelves requiring hot-swap capability and remote telemetry. IC Role / Device Role / Timing Role: STC controller coordinating with STPRDC02A gate drivers and e-fuse circuit; uses EFUSE_Enable pin to disable hot-swap during overcurrent events detected via VOUT_Efuse ADC channel. Use Value: Enables full PMBus-based monitoring (READ_VIN, READ_VOUT, READ_TEMPERATURE_1) and protection reconfiguration (PMBUS_VIN_OV_FAULT_LIMIT, PMBUS_STATUS_INPUT) without hardware changes. |
| HPC GPU Power Delivery | Industrial 48 V DC Microgrid |
Use Scenario: High-power 48 V-to-5 V/3.3 V conversion for AI accelerator cards with rapid transient response and thermal derating. IC Role / Device Role / Timing Role: HSTC controller operating at 5:1 or 6:1 ratio; leverages SelMasterSlave pin to configure dual-path ZCD logic for interleaved resonant stages. Use Value: Achieves 98.4% peak efficiency and <100 µs fault response using hardware SMED state machine - outperforming software-based digital controllers in transient recovery. | Use Scenario: Robust 48 V-to-24 V conversion in factory automation equipment exposed to wide ambient temperature swings (−40 °C to +105 °C). IC Role / Device Role / Timing Role: STC controller with NTC-based TEMP sensing and VDRV_Prot monitoring - triggers thermal shutdown and gate-drive undervoltage protection before MOSFET failure. Use Value: Ensures long-term reliability via 20-year EEPROM data retention at 85 °C and ECC-protected Flash memory - critical for unattended industrial deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar resonant DC/DC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| UCC28950 | Fixed-frequency phase-shifted full-bridge controller with analog PWM; no ZCD, no SMED, no integrated ADC or PMBus. | Requires external op-amps, comparators, and microcontroller for telemetry - higher system complexity and larger footprint. | Select when cost-sensitive designs prioritize analog simplicity over digital configurability and resonant optimization. |
| LM5180-Q1 | Current-mode flyback controller with integrated high-side switch; supports only isolated flyback, not STC/HSTC topologies. | Limited to <100 W output; lacks multi-kW scalability, ZCD, or resonant frequency adaptation capabilities. | Select only for low-power automotive auxiliary supplies where STC efficiency gains are irrelevant. |
Compared with UCC28950 and LM5180-Q1, STNRG328S uniquely integrates ZCD-based resonant timing, hardware SMED execution, and full PMBus programmability - making it the only solution capable of achieving >98% efficiency at 2 kW in STC/HSTC topologies without external timing ICs or firmware development.
Availability
STNRG328S is available at Aetrix Electronics and suitable for server power supplies, telecom intermediate bus converters, AI accelerator card power delivery, and industrial 48 V DC microgrids requiring stable component supply, long-lifecycle support, and field-programmable resonant control.
Supply support for STNRG328S includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and communications markets.
The STNRG328S belongs to ST's digital power controller product line, engineered specifically for high-efficiency, high-power resonant DC/DC conversion in datacenter and telecom infrastructure where ZCD-driven adaptability and PMBus configurability are mandatory.
FAQ
What is the role of the SMED engine in STNRG328S?
The SMED (State Machine Event Driven) engine is a hardware-accelerated finite-state machine that autonomously executes resonant control tasks-including PWM generation, deadtime adjustment, frequency modulation, and protection triggering-without CPU intervention. It responds to ZCD events, digital inputs (e.g., ENABLE_STC), and comparator outputs within nanoseconds, ensuring deterministic timing critical for maintaining LC resonance across varying loads and temperatures.
How does STNRG328S support different STC/HSTC board configurations?
STNRG328S uses the SelCfgBoard pin (Pin 12) to read a resistor-divider voltage and select one of 15 preprogrammed STC/HSTC configurations stored in Flash memory. Each configuration defines conversion ratio, ZCD frequency range, capacitor type (X7R/U2J), and associated ZCD matrix parameters. This eliminates firmware reprogramming when swapping resonant tanks or adjusting output voltage in production.
Can STNRG328S operate with both 3.3 V and 5 V supply rails?
Yes, STNRG328S supports dual-supply operation: VDD (digital/I/O) and VDDA (analog) accept either 3.3 V or 5 V nominal input. Internal regulators condition these supplies to generate stable internal voltages, including a dedicated 1.8 V reference for ADC and comparators. This flexibility simplifies integration into legacy 5 V or modern 3.3 V server power domains without external level shifters.
What protections are implemented in hardware versus firmware?
Hardware protections include immediate response to VDRV_Prot (gate-drive undervoltage), VOUT_OVP/UVP, and overtemperature via dedicated comparators that directly assert EFUSE_Enable or disable PWM outputs - all independent of firmware. Firmware-managed protections (e.g., PMBus-configurable thresholds, cumulative fault counters, EEPROM-locked settings) provide configurable, persistent, and remotely adjustable safety layers but do not override hardware-fast shutdown paths.
STNRG328S Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Applications:
- Digital Power Controller
- Current - Supply:
- -
- Voltage - Supply:
- 40V ~ 60V
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VFQFPN (5x5)
STNRG328S FAQ
1.How can I place an order for STNRG328S through Aetrix?
Please submit a Request for Quotation (RFQ) for STNRG328S on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STNRG328S reliable?
The price and inventory of STNRG328S are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STNRG328S is usually 5 days.
3.What payment methods are accepted for STNRG328S?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STNRG328S transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STNRG328S?
STNRG328S orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STNRG328S order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STNRG328S?
For technical support, including STNRG328S datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STNRG328S requirements.
6.How does Aetrix verify that STNRG328S is sourced from the original manufacturer or authorized distributors?
All STNRG328S products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STNRG328S meets industry standards.
7.What is the process for return or replacement of STNRG328S?
All STNRG328S units undergo pre-shipment inspection (PSI). If there is an issue with STNRG328S, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STNRG328S part is unused and in its original packaging.
Return procedure for STNRG328S:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STNRG328S Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

