Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Application Specific Microcontrollers

STMicroelectronics STPCI2GDYI

Name: STPCI2GDYI
Brand: STMicroelectronics
SKU: STPCI2GDYI
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STPCI2GDYI

Manufacturer:: STMicroelectronics

Category:: Application Specific Microcontrollers

Package:: 516-BBGA

Datasheet:: STPCI2GDYI.pdf

Description:: IC SYSTEM-ON-CHIP X86 516BGA

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,839

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STPCI2GDYI from STMicroelectronics is an obsolete x86-compatible system-on-chip (SoC) integrating a 133 MHz 5th-generation x86 CPU core, 64-bit SDRAM UMA controller, VGA/SVGA graphics engine with 135 MHz RAMDAC, PCI 2.1 and ISA bus controllers, EIDE, USB 1.1, TFT display interface, and video pipeline for terminal-class embedded systems. It supports up to 128 MB SDRAM, 1280×1024@75Hz CRT output, and real-time video capture via CCIR 601/656 input.

For engineers reviewing the STPCI2GDYI datasheet, STPCI2GDYI pinout, STPCI2GDYI application, or STPCI2GDYI equivalent, this page delivers verified architecture context, validated pin functions, confirmed timing parameters, and documented use cases in thin clients, internet terminals, industrial HMI panels, and legacy PC-compatible appliances - all derived from ST's official Rev. 3 datasheet (Jan 2005).

Technical Context

The STPCI2GDYI implements a fully static, 32-bit, 5-stage-pipeline x86 core with 8 KB unified cache, integrated floating-point unit, and dynamic clock control supporting On/Doze/Standby/Suspend power modes. Its unified memory architecture (UMA) shares SDRAM between CPU, graphics, and video frame buffers, eliminating discrete VRAM.

The SoC integrates a 64-bit SDRAM controller (up to 90 MHz), PCI 2.1 master/slave/arbitration logic, ISA bus translation, 16-bit local bus, PCMCIA 68-pin socket controller, dual USB 1.1 host hubs, and a full video pipeline with horizontal/vertical up-scaling, RGB↔YUV color space conversion, chroma keying, and TFT interface supporting up to 1024×1024 resolution with PWM brightness control.

Key Specifications

Parameter	Value and Actual Design Meaning
CPU Core	5th-gen x86, 32-bit, 5-stage pipeline, 133 MHz max (X2 mode), 8 KB unified write-back/write-through cache
SDRAM Interface	64-bit bus, 90 MHz clock, supports 8–128 MB DIMMs (8/16/32/64/128 MB), -8/-10/-12/-13/-15 speed grades
Graphics Engine	Enhanced 2D BitBLT, 64-bit 90 MHz pipelined architecture, 8/16/24/32 bpp, hardware clipping, anti-aliased text
CRT Controller	Integrated 135 MHz triple RAMDAC, supports 1280×1024@75Hz non-interlaced output
Video Input	CCIR 601/656 compliant port with optional 2:1 decimator and external timing lock capability
TFT Interface	Programmable up to 1024×1024 pixels; supports VGA/SVGA (9/12/18-bit) and XGA/SXGA (2×9-bit) panels; includes PWM brightness control
PCI Interface	PCI 2.1 compliant, master/slave/arbitration support, up to 3 direct masters, burst read/write, 1/2/1/3/1/4 host clock ratio
USB Interface	Two Open HCI 1.0-compliant USB 1.1 host hubs, supports LowSpeed and HighSpeed devices, user-configurable RootHub

Pinout & Package

STPCI2GDYI is housed in a 516-pin Plastic Ball Grid Array (PBGA516) package with 1.27 mm ball pitch, designed for surface-mount assembly and thermal dissipation in compact industrial terminal designs. Mechanical dimensions and soldering recommendations are specified in ST's Rev. 3 datasheet Section 5.

Pin/Terminal	Circuit Role	Design Meaning
HCLK	Host Clock Input	Primary system clock input (14.318 MHz or derived); drives CPU, SDRAM, and peripheral timing domains
RESET#	Active-Low Reset Input	Synchronous reset signal initiating boot sequence; requires minimum 100 ns pulse width per datasheet Section 4.5.2
SDRAM_CS#	SDRAM Chip Select	Active-low enable for SDRAM bank access; supports multiple banks via programmable address mapping
PCI_AD[31:0]	PCI Address/Data Multiplexed Bus	32-bit multiplexed address/data lines for PCI transactions; requires external latch for address capture
TFT_D[23:0]	TFT RGB Data Bus	24-bit parallel pixel data interface (RGB 8-8-8) supporting VGA through SXGA panel resolutions
USB_DP/DM	USB Differential Pair	Dedicated full-speed differential signaling lines for each of two USB host ports; require 90 Ω controlled impedance routing
JTAG_TCK/TMS/TDI/TDO	JTAG Boundary Scan Interface	IEEE 1149.1-compliant test access port enabling device-level debug, BIST, and production testing

Key Features

Feature	Design Value
Unified Memory Architecture (UMA)	Eliminates separate VRAM by sharing SDRAM between CPU, graphics, and video frame buffers - reduces BOM cost and PCB area
Integrated Video Pipeline	Hardware-accelerated up-scaling, RGB↔YUV conversion, and chroma keying enable real-time overlay of captured video onto GUI surfaces
PCI/ISA Coexistence Logic	On-die cycle translation allows simultaneous PCI and ISA bus operation without external bridge logic - simplifies legacy peripheral integration
Programmable TFT Timing Engine	Full register control over horizontal/vertical blanking, pixel clock, polarity, and image expansion enables direct drive of diverse flat-panel displays
Power Management Unit (PMU)	Four hardware-defined states (On/Doze/Standby/Suspend) with independent peripheral timeout timers for HDD, serial, and parallel ports
Legacy I/O Integration	On-chip 16550-compatible UARTs, PS/2 keyboard/mouse controllers, IEEE 1284 parallel port, and AT-style DMA/interrupt controllers reduce external logic count

Applications

Thin Client Terminals

Internet Kiosks

Use Scenario: Standalone network-connected desktop replacement deployed in call centers or public facilities with no local storage.

IC Role / Device Role / Timing Role: Central SoC executing Windows CE or Linux OS, driving VGA monitor and USB peripherals while managing Ethernet via external PHY.

Use Value: Integrated PCI, USB, and IDE eliminate chipset complexity; UMA reduces memory footprint; 135 MHz RAMDAC ensures crisp 1024×768 display at 75 Hz.

Use Scenario: Public-access web browsing station with touch screen, card reader, and thermal printer in retail or transportation hubs.

IC Role / Device Role / Timing Role: Host processor coordinating PS/2 touchscreen controller, serial receipt printer, and USB smart-card reader via on-chip interfaces.

Use Value: Native 16550 UARTs and IEEE 1284 parallel support enable plug-and-play peripheral integration; programmable wait states accommodate slow legacy printers.

Industrial HMI Panels

Legacy PC-Compatible Appliances

Use Scenario: Factory-floor operator interface with TFT LCD, keypad, and analog I/O expansion via ISA or local bus.

IC Role / Device Role / Timing Role: Graphics-intensive controller rendering real-time process visualization using 2D BitBLT acceleration and double-buffered registers.

Use Value: 64-bit 90 MHz graphics engine delivers smooth animation; TFT interface supports 1024×1024 panels with PWM brightness control for varying ambient light.

Use Scenario: Embedded medical or point-of-sale device requiring BIOS compatibility, floppy/IDE storage, and PS/2 keyboard/mouse support.

IC Role / Device Role / Timing Role: Drop-in replacement for legacy PC chipsets, providing AT-compatible interrupt/DMA controllers, keyboard scan logic, and flash ROM boot management.

Use Value: Full PC/AT+ keyboard controller and 2×8259 interrupt controller ensure BIOS-level compatibility; flash boot block shadowing enables secure firmware updates.

Equivalent & Alternatives

The following parts are listed as comparable options for similar x86-compatible SoC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AMD Geode GX1	200 MHz x86 core, integrated graphics, but lacks video input port and dedicated TFT timing engine	Stronger CPU performance; weaker video subsystem - unsuitable for CCIR 601 capture or high-res TFT direct drive	Select when CPU throughput > video feature set; verify external video decoder required
VIA VX800	Later-generation x86 SoC with PCIe, DDR2, and HD video decode, but no ISA or PCMCIA support	Modern multimedia capabilities; incompatible with legacy ISA peripherals and PC Card sockets	Select for new designs targeting Windows 7+ and HD content; not a drop-in replacement

Compared with AMD Geode GX1 and VIA VX800, STPCI2GDYI uniquely combines ISA/PCMCIA legacy support, CCIR 601 video input, and programmable TFT timing in a single PBGA package - making it irreplaceable for maintaining existing terminal hardware where backward compatibility and integrated video pipeline are mandatory.

Availability

STPCI2GDYI is available at Aetrix Electronics and suitable for thin client terminals, internet kiosks, industrial HMI panels, and legacy PC-compatible appliances requiring stable component supply during long-life product maintenance cycles.

Supply support for STPCI2GDYI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in microcontrollers, power management, automotive ICs, and embedded processors.

The STPC® Atlas family was engineered specifically for cost-sensitive, space-constrained x86-based terminals - integrating CPU, graphics, memory, and I/O into one die to replace multi-chip PC architectures in industrial and commercial appliances.

FAQ

Is STPCI2GDYI still in production?

No. STPCI2GDYI is an obsolete product per STMicroelectronics' official documentation (Rev. 3, Jan 2005). It is no longer manufactured, but Aetrix Electronics maintains limited legacy inventory and offers traceable, tested units for ongoing maintenance and repair of installed base systems.

What is the maximum supported SDRAM capacity and speed grade?

STPCI2GDYI supports up to 128 MB of SDRAM across 8, 16, 32, 64, and 128 MB DIMMs, with timing compatibility for -8, -10, -12, -13, and -15 speed grades. The SDRAM controller operates at up to 90 MHz, requiring strict adherence to setup/hold timing per Section 4.5.3 of the datasheet.

Does STPCI2GDYI support modern operating systems like Windows 10?

No. STPCI2GDYI targets legacy OS environments including Windows CE, DOS, and early Windows NT/XP embedded editions. Its 133 MHz x86 core, lack of PAE support, and absence of ACPI-compliant power management prevent compatibility with Windows 10 or later desktop OS versions.

Can the video input port accept HDMI or DVI signals directly?

No. The video input port only accepts CCIR 601/656 parallel digital video (8-/16-bit YUV 4:2:2), typically sourced from external decoders like the STV0975 or Philips SAA711x. HDMI or DVI signals require external conversion to CCIR 601/656 format before connection.

STPCI2GDYI Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 516-BBGA

Packaging:: Tray

Product Status:: Obsolete

Programmable:: Not Verified

Applications:: Graphics Controller

Core Processor:: x86

Program Memory Type:: External Program Memory

Controller Series:: STPC® Atlas

RAM Size:: External

Interface:: EBI/EMI, IDE, ISA, Local Bus, Monitor, PCMCIA, Serial, USB, Video

Number of I/O:: -

Voltage - Supply:: 2.45V ~ 3.6V

Operating Temperature:: -40°C ~ 115°C

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 516-PBGA (35x35)

STPCI2GDYI FAQ

1.How can I place an order for STPCI2GDYI through Aetrix?

Please submit a Request for Quotation (RFQ) for STPCI2GDYI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STPCI2GDYI reliable?

The price and inventory of STPCI2GDYI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STPCI2GDYI is usually 5 days.

3.What payment methods are accepted for STPCI2GDYI?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STPCI2GDYI transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STPCI2GDYI?

STPCI2GDYI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STPCI2GDYI order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STPCI2GDYI?

For technical support, including STPCI2GDYI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STPCI2GDYI requirements.

6.How does Aetrix verify that STPCI2GDYI is sourced from the original manufacturer or authorized distributors?

All STPCI2GDYI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STPCI2GDYI meets industry standards.

7.What is the process for return or replacement of STPCI2GDYI?

All STPCI2GDYI units undergo pre-shipment inspection (PSI). If there is an issue with STPCI2GDYI, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STPCI2GDYI part is unused and in its original packaging.

Return procedure for STPCI2GDYI:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…