My Inquiry
My Account
STMicroelectronics STPSC10065DLF
- Part No.:
- STPSC10065DLF
- Manufacturer:
- STMicroelectronics
- Category:
- Single Diodes
- Package:
- 8-PowerVDFN
- Datasheet:
-
STPSC10065DLF.pdf
- Description:
- DIODE SIL CARB 650V 10A PWRFLAT
- Quantity:
- Payment:
- Shipping:
Inventory:2,074
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STPSC10065DLF from STMicroelectronics is a 10 A, 650 V silicon carbide Schottky power diode in PowerFLAT 8x8 HV package, delivering negligible reverse recovery, 1.30 V typical forward voltage at 10 A, and operation up to 175 °C junction temperature. It serves as a high-frequency clamping and PFC boost diode in telecom power supplies and renewable energy inverters.
For engineers reviewing the STPSC10065DLF datasheet, STPSC10065DLF pinout, STPSC10065DLF application, or STPSC10065DLF equivalent, key selection criteria include its temperature-independent switching behavior, 34 nC capacitive charge at 400 V, 670 pF junction capacitance at 0 V, and suitability for LLC resonant converters requiring low EMI and high surge robustness.
Technical Context
This SiC Schottky diode eliminates minority-carrier storage, enabling zero reverse recovery charge and eliminating turn-off ringing-critical for >100 kHz LLC and PFC stages. Its wide bandgap material sustains 650 V blocking with low VF drift across -40 °C to +175 °C.
The PowerFLAT 8x8 HV package provides 1.4 °C/W typical junction-to-case thermal resistance and <1 mm height, supporting high-power density layouts in constrained industrial and telecom modules where creepage and thermal management are critical.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VRRM | 650 V - Sustains full bridge or boost stage DC bus voltages in 400 V AC input systems without derating. |
| IF(AV) | 10 A at Tc = 140 °C - Enables continuous conduction mode operation in 1–3 kW PFC stages with minimal heatsinking. |
| VF(typ.) | 1.30 V at IF = 10 A, Tj = 25 °C - Reduces conduction loss to ~13 W vs. ~25 W for comparable Si fast recovery diodes. |
| Qcj | 34 nC at VR = 400 V - Minimizes capacitive turn-off energy and EMI in hard-switched and resonant topologies. |
| Rth(j-c) | 1.4 °C/W typ. - Allows direct mounting to copper planes or heatsinks for efficient thermal transfer in compact PCBs. |
| Cj | 670 pF at VR = 0 V - Enables predictable snubber design and stable gate drive coupling in half-bridge configurations. |
| IFSM | 210 A (10 µs square pulse) - Withstands inrush and fault currents in solar string inverters and UPS systems. |
Pinout & Package
STPSC10065DLF uses the PowerFLAT 8x8 HV surface-mount package (8.0 × 8.0 × 0.85 mm), featuring exposed drain pad for thermal and electrical connection, UL94 V0 epoxy, and lead-free construction.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Anode (top metal) | Forward current entry point | Connected to switching node (e.g., LLC primary center tap); requires low-inductance layout to minimize voltage overshoot. |
| Cathode (exposed bottom pad) | Current return path & thermal interface | Soldered directly to PCB copper pour for simultaneous electrical conduction and heat dissipation; must be fully plated and thermally anchored. |
Key Features
| Feature | Design Value |
|---|---|
| No reverse recovery charge (Qrr ≈ 0) | Eliminates switching losses and associated EMI in high-frequency PFC and resonant converters. |
| Temperature-independent switching | Capacitive turn-off behavior remains stable from -40 °C to +175 °C-no derating needed for thermal cycling. |
| High surge capability (210 A, 10 µs) | Survives lightning-induced transients and startup surges in grid-tied solar inverters without external protection. |
| Low-profile PowerFLAT 8x8 HV | 0.85 mm max height enables integration into ultra-thin 1U server PSUs and modular telecom rectifiers. |
| ECOPACK2 compliance | Meets RoHS, REACH, and halogen-free requirements for industrial and EU-market equipment. |
Applications
| Boost PFC Stage | LLC Resonant Converter Clamping |
|---|---|
Use Scenario: 3.3 kW active front-end in telecom rectifier with 96% efficiency target at 100 kHz switching frequency. IC Role / Device Role / Timing Role: Fast-recovery boost diode conducting during MOSFET off-time; clamps inductive kickback and defines PFC output voltage. Use Value: 1.30 V VF reduces conduction loss by 45% vs. Si FRD; zero Qrr cuts turn-off loss and EMI filter size by 30%. | Use Scenario: Primary-side clamp in 1.5 kW server PSU LLC half-bridge, operating at 300–500 kHz with variable frequency control. IC Role / Device Role / Timing Role: Snubber diode clamping resonant tank voltage spikes during dead-time transitions; conducts only during transient overvoltage events. Use Value: 34 nC Qcj limits clamp energy dissipation; 670 pF Cj ensures predictable resonance without parasitic interaction. |
| Bootstrap Diode in High-Side Gate Drivers | High-Frequency Inverter Output Stage |
Use Scenario: 12 V bootstrap supply for 600 V half-bridge motor driver in HVAC inverter, requiring reliable charging under 20 kHz PWM. IC Role / Device Role / Timing Role: Unidirectional charge pump diode isolating high-side floating supply from low-side ground during HS-FET conduction. Use Value: 175 °C max Tj allows placement near power stage; negligible reverse leakage (<130 µA at 25 °C) prevents bootstrap voltage droop. | Use Scenario: Output freewheeling diode in 5 kW photovoltaic string inverter with 16 kHz SPWM modulation and 1000 V DC link. IC Role / Device Role / Timing Role: Bidirectional conduction path during inductive current decay; handles reactive power circulation in transformer-isolated topologies. Use Value: 48 A IFSM (10 ms) withstands grid fault currents; 1.45 V VF at 150 °C maintains efficiency above 94% at full load and ambient 60 °C. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SiC Schottky diode applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| C3D10065A (Wolfspeed) | Same 10 A/650 V rating; 1.55 V VF typ. at 10 A; TO-220AC package (higher Rth(j-c) = 2.5 °C/W). | Requires larger heatsink and through-hole layout; less suitable for ultra-thin telecom modules. | Prefer when legacy TO-220 footprint or higher surge margin (250 A IFSM) is prioritized over board space. |
| SS10065 (ROHM) | 10 A/650 V; 1.40 V VF typ.; PowerFLAT 8x8 but no ECOPACK2 certification; Rth(j-c) = 1.6 °C/W. | Lacks formal environmental compliance documentation; slightly higher thermal resistance limits power density. | Select only if ECOPACK2 is not required and cost sensitivity outweighs traceability needs. |
Compared with C3D10065A and SS10065, STPSC10065DLF offers the lowest forward voltage (1.30 V), tightest thermal resistance (1.4 °C/W), and certified ECOPACK2 compliance-making it optimal for space-constrained, thermally aggressive, and regulated industrial designs.
Availability
STPSC10065DLF is available at Aetrix Electronics and suitable for telecom rectifiers, solar microinverters, and industrial motor drives requiring stable component supply, high-temperature reliability, and low-profile packaging.
Supply support for STPSC10065DLF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing analog, digital, and mixed-signal ICs for automotive, industrial, and power applications.
STPSC10065DLF belongs to the STPOWER SiC Schottky diode product line, engineered specifically for high-efficiency, high-frequency power conversion in next-generation PFC, LLC, and inverter systems.
FAQ
What is the maximum recommended case temperature for continuous operation?
The STPSC10065DLF is rated for IF(AV) = 10 A at Tc = 140 °C, with absolute maximum junction temperature of 175 °C. To maintain reliability, case temperature should not exceed 140 °C under DC or RMS-rated current conditions. Thermal design must ensure Rth(j-c) ≤ 2.0 °C/W (max) to avoid exceeding Tj(max) under worst-case ambient and power loss conditions.
Can this diode replace a silicon fast recovery diode in an existing 100 kHz PFC design?
Yes-STPSC10065DLF can directly replace Si FRDs in 100 kHz PFC stages without circuit modification, provided layout accounts for lower VF (reduced conduction loss) and near-zero Qrr (lower EMI and reduced snubber stress). No gate drive changes are needed, but verify thermal interface integrity due to higher power density.
Is the PowerFLAT 8x8 HV package compatible with standard reflow profiles?
Yes-the PowerFLAT 8x8 HV package is lead-free and qualified for JEDEC J-STD-020D-compliant reflow profiles, including peak temperatures up to 260 °C. The exposed cathode pad requires adequate stencil aperture and solder paste volume (≥120% coverage) to ensure void-free thermal bonding and mechanical reliability.
Does ST provide SPICE models for this SiC diode?
Yes-ST offers verified PSpice and LTspice models for STPSC10065DLF on its official website (st.com), including dynamic capacitance (Cj vs. VR), forward conduction (VF vs. IF, Tj), and thermal impedance data. These models support accurate loss estimation and EMI simulation in high-frequency converter designs.
STPSC10065DLF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- ECOPACK®2
- Package/Case:
- 8-PowerVDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Technology:
- SiC (Silicon Carbide) Schottky
- Voltage - DC Reverse (Vr) (Max):
- 650 V
- Current - Average Rectified (Io):
- 10A
- Voltage - Forward (Vf) (Max) @ If:
- 1.45 V @ 10 A
- Speed:
- No Recovery Time > 500mA (Io)
- Reverse Recovery Time (trr):
- 0 ns
- Current - Reverse Leakage @ Vr:
- 130 µA @ 650 V
- Capacitance @ Vr, F:
- 670pF @ 0V, 1MHz
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- PowerFlat™ (8x8) HV
- Operating Temperature - Junction:
- -40°C ~ 175°C
STPSC10065DLF FAQ
1.How can I place an order for STPSC10065DLF through Aetrix?
Please submit a Request for Quotation (RFQ) for STPSC10065DLF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STPSC10065DLF reliable?
The price and inventory of STPSC10065DLF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STPSC10065DLF is usually 5 days.
3.What payment methods are accepted for STPSC10065DLF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STPSC10065DLF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STPSC10065DLF?
STPSC10065DLF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STPSC10065DLF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STPSC10065DLF?
For technical support, including STPSC10065DLF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STPSC10065DLF requirements.
6.How does Aetrix verify that STPSC10065DLF is sourced from the original manufacturer or authorized distributors?
All STPSC10065DLF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STPSC10065DLF meets industry standards.
7.What is the process for return or replacement of STPSC10065DLF?
All STPSC10065DLF units undergo pre-shipment inspection (PSI). If there is an issue with STPSC10065DLF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STPSC10065DLF part is unused and in its original packaging.
Return procedure for STPSC10065DLF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STPSC10065DLF Tags
-
1N4448X-TP
Micro Commercial Co
-
1N4148WX-TP
Micro Commercial Co
-
1N4148TR
onsemi
-
MMSD4148T1G
onsemi
-
MMBD914LT3G
onsemi
-
BAS16HT1G
onsemi
-
1N914BWT
onsemi
-
BAS21LT1G
onsemi
-
LL4148
onsemi
-
BAS16LT1G
onsemi
-
MMSD914T1G
onsemi
-
BAV21W-7-F
Diodes Incorporated
Tech Hub
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
