Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Embedded > Application Specific Microcontrollers

STMicroelectronics STSPIN32G0252Q

Name: STSPIN32G0252Q
Brand: STMicroelectronics
SKU: STSPIN32G0252Q
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: STSPIN32G0252Q

Manufacturer:: STMicroelectronics

Category:: Application Specific Microcontrollers

Package:: 72-VFQFN Exposed Pad

Datasheet:: STSPIN32G0252Q.pdf

Description:: VFQFPN 10X10X0.95 72L PITCH 05

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,001

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

STSPIN32G0252 from STMicroelectronics is a system-in-package (SiP) integrating a 32-bit ARM® Cortex®-M0+ MCU (STM32G031) and a 250 V triple half-bridge gate driver for N-channel MOSFETs/IGBTs. It delivers 1.00 A source / 0.85 A sink gate drive current, supports up to 64 MHz operation, includes 64 KB flash and 8 KB SRAM with parity, and features a 12-bit ADC (15 channels, 2 MSps), matched propagation delays, and integrated bootstrap diodes - enabling compact, high-reliability three-phase BLDC motor control in industrial inverters.

For engineers reviewing the STSPIN32G0252 datasheet, STSPIN32G0252 pinout, STSPIN32G0252 application, or STSPIN32G0252 equivalent, this SiP is selected for sensorless/sensored FOC or six-step motor control where integrated protection (UVLO, interlocking, deadtime, smartSD), extended -40 °C to +125 °C operation, and SWD debug support are critical design requirements.

Technical Context

The device implements a tightly coupled SiP architecture: the STM32G031 MCU core controls gate timing via dedicated PWM peripherals (1x 16-bit advanced timer with 6 PWM outputs), while the gate driver section uses bootstrapped high-side supplies (VBOOT up to 270 V) with integrated diodes and hardware-enforced deadtime (DT) plus interlocking to prevent shoot-through. All six gate outputs (HVG1–3, LVG1–3) exhibit matched propagation delay (≤510 ns) and dV/dt immunity of ±50 V/ns.

Protection is implemented at both logic and power levels: a dedicated comparator monitors CIN for overcurrent, triggering smartSD shutdown with 350–500 ns propagation to OD/FAULT; UVLO thresholds are independently defined for VCC (8.5 V turn-on) and VBO (8.0 V turn-on); and FAULT/OD open-drain outputs provide external fault signaling without affecting internal driver behavior.

Key Specifications

Parameter	Value and Actual Design Meaning
Max HV rail	250 V - Enables direct driving of 230 VAC-fed inverters without external level-shifting or isolation.
Gate drive current	1.00 A source / 0.85 A sink @ 25 °C - Sufficient to rapidly charge/discharge 1000 pF gate capacitance in <100 ns for efficient 800 kHz switching.
MCU core	ARM Cortex-M0+, 64 MHz - Delivers real-time motor control loop execution with MPU-enhanced security for firmware integrity.
ADC resolution & speed	12-bit, 2 MSps - Supports precise shunt-based current sampling across 15 channels for multi-shunt FOC implementations.
Comparator propagation delay	350–500 ns - Enables sub-microsecond overcurrent response, critical for IGBT/MOSFET short-circuit protection.
Operating temperature	-40 °C to +125 °C - Rated for under-hood or enclosed industrial environments without derating.
Package thermal resistance	R_th(JA) = 22.4 °C/W - Allows 4.5 W total dissipation on JEDEC 2s2p PCB, supporting continuous 250 V/5 A motor phase operation.

Pinout & Package

STSPIN32G0252 uses a QFN 10×10 mm, 72-lead package with 0.5 mm pitch and 1.8 mm creepage, featuring an exposed EPAD internally connected to SGND for thermal and EMI performance.

Pin/Terminal	Circuit Role	Design Meaning
OUT1–OUT3	High-side floating common	Connects to phase node of external half-bridge; defines local ground reference for HVG1–3 outputs.
HVG1–HVG3	High-side gate driver output	Drives N-channel MOSFET/IGBT gates referenced to OUTx; supports bootstrapped supply up to 270 V.
LVG1–LVG3	Low-side gate driver output	Drives N-channel switches referenced to PGND; guaranteed <1 V drop at 10 mA sink enables bleeder-resistor elimination.
BOOT1–BOOT3	Bootstrap supply input	Accepts external capacitor to generate floating VCC for high-side drivers; max 270 V rating ensures 250 V system margin.
CIN / OD	Comparator input / open-drain output	CIN senses shunt voltage; OD asserts low within 500 ns on overcurrent, enabling fast external fault handling.
EN / FAULT / HIN1–3 / LIN1–3	Control interface	EN enables gate drivers; HIN/LIN accept active-low PWM inputs; FAULT signals UVLO or smartSD activation externally.

Key Features

Feature	Design Value
Integrated bootstrap diodes	RD_boot = 215–240 Ω - Eliminates 3 external diodes, reduces BOM count and layout area in high-voltage motor drives.
Matched propagation delay	≤510 ns across all HVG/LVG channels - Ensures synchronized PWM edge timing, preventing torque ripple in FOC applications.
Smart shutdown (smartSD)	V_SSDl = 0.75 V, V_SSDh = 4.0 V - Provides hysteresis-based latch/unlatch for robust overcurrent recovery without software intervention.
Dual UVLO protection	Separate VCC (8.5 V) and VBO (8.0 V) thresholds - Prevents erratic gate behavior during brownout on either logic or high-side supply rails.
Hardware interlocking + deadtime	Guaranteed non-overlap between HVG/LVG per channel - Enforces safe commutation even if MCU firmware fails or generates invalid PWM patterns.

Applications

Industrial Inverters

BLDC Appliance Drives

Use Scenario: Variable-speed drive for 3-phase induction motors in HVAC compressors and pumps.

IC Role / Device Role / Timing Role: System-in-package motor controller executing FOC algorithm while directly driving 250 V half-bridges with cycle-synchronized current sensing.

Use Value: Reduces bill-of-materials by integrating MCU, gate drivers, bootstrap diodes, and analog comparators - cutting PCB area by >30% vs discrete solutions.

Use Scenario: Fan speed control in commercial refrigeration units requiring silent, efficient operation.

IC Role / Device Role / Timing Role: Six-step commutation controller with 12-bit ADC sampling shunt resistors and hardware deadtime enforcement.

Use Value: Achieves <1% speed regulation error across -25 °C to +70 °C ambient using internal VREF buffer and temperature-compensated gate drive.

Power Tools

Automated Gate Operators

Use Scenario: Cordless drill motor control with rapid acceleration/deceleration and stall detection.

IC Role / Device Role / Timing Role: Real-time current limiting via smartSD comparator and fast PWM update (≤125 ns effective resolution) using advanced timer.

Use Value: Enables sub-100 µs overcurrent shutdown - protecting 40 V battery-fed MOSFETs from avalanche failure during jam events.

Use Scenario: Residential garage door opener with soft-start, obstacle detection, and position feedback.

IC Role / Device Role / Timing Role: Sensorless FOC controller using back-EMF estimation and integrated 32 GPIOs for limit switches, LEDs, and communication interfaces.

Use Value: Leverages SWD debug and 64 KB flash to field-upgrade motor profiles and safety logic without hardware change.

Equivalent & Alternatives

The following parts are listed as comparable options for similar three-phase BLDC controller applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
STSPIN32F0B	200 V max HV rail; integrates STM32F031 (Cortex-M0, 48 MHz); no integrated comparator or smartSD.	Lacks hardware overcurrent shutdown; requires external comparator and fault management logic.	Select when cost sensitivity outweighs need for integrated protection and higher voltage capability.
MP6550GQ-Z	Standalone 250 V gate driver only (no MCU); 1.2 A source/sink; no ADC, timers, or communication interfaces.	Requires external microcontroller for control logic, increasing PCB area and firmware development effort.	Select when existing MCU platform is mature and only high-current, high-voltage gate driving is needed.

Compared with STSPIN32F0B, STSPIN32G0252 adds 50 V headroom, smartSD, and M0+ performance for complex FOC; versus MP6550GQ-Z, it eliminates external MCU integration effort but trades off maximum gate current and independent driver flexibility.

Availability

STSPIN32G0252 is available at Aetrix Electronics and suitable for industrial inverters, BLDC appliance drives, power tools, and automated gate operators requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.

Supply support for STSPIN32G0252 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and automotive-grade components with ISO 9001 and IATF 16949 certification.

The STSPIN series targets intelligent motor control, combining robust gate drivers with embedded MCUs to simplify design of compact, high-efficiency three-phase drives for industrial and consumer applications.

FAQ

What is the maximum switching frequency supported by STSPIN32G0252?

The device supports up to 800 kHz switching frequency under thermal limits, as specified in the Recommended Operating Conditions table. Actual achievable frequency depends on power dissipation, PCB thermal design, and load current - with R_th(JA) = 22.4 °C/W, sustained 800 kHz operation requires careful heatsinking at full 250 V/5 A load.

How does the smart shutdown (smartSD) function operate without MCU involvement?

smartSD uses a dedicated analog comparator monitoring CIN against internal thresholds (V_SSDl = 0.75 V, V_SSDh = 4.0 V). When CIN exceeds V_SSDh, OD pulls low within 500 ns and disables all gate drivers; recovery requires CIN falling below V_SSDl, independent of firmware execution or clock state.

Can STSPIN32G0252 drive IGBTs as well as MOSFETs?

Yes - the gate driver supports N-channel IGBTs with its 1.00 A source / 0.85 A sink capability and 250 V HV rail. The matched propagation delay and integrated deadtime ensure safe commutation, while the 215–240 Ω bootstrap diode resistance is compatible with typical IGBT gate charge requirements.

Is the exposed pad (EPAD) electrically connected, and how should it be handled on the PCB?

The EPAD is internally connected to SGND and must be soldered to a dedicated SGND copper pour on the PCB for optimal thermal dissipation and EMI suppression. STMicroelectronics recommends a minimum 10×10 mm thermal pad with ≥4 thermal vias (0.3 mm diameter) to inner SGND planes, per the DS14509 layout guidelines.

STSPIN32G0252Q Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 72-VFQFN Exposed Pad

Packaging:: Tray

Product Status:: Active

Programmable:: -

Applications:: BLDC Controller

Core Processor:: ARM® Cortex®-M0+

Program Memory Type:: FLASH (64kB)

Controller Series:: STM32G031x8x3

RAM Size:: 8K x 8

Interface:: I2C, SPI, UART/USART

Number of I/O:: 32

Voltage - Supply:: 1.7V ~ 3.6V

Operating Temperature:: -40°C ~ 125°C (TJ)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 72-QFN (10x10)

STSPIN32G0252Q FAQ

1.How can I place an order for STSPIN32G0252Q through Aetrix?

Please submit a Request for Quotation (RFQ) for STSPIN32G0252Q on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for STSPIN32G0252Q reliable?

The price and inventory of STSPIN32G0252Q are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STSPIN32G0252Q is usually 5 days.

3.What payment methods are accepted for STSPIN32G0252Q?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STSPIN32G0252Q transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for STSPIN32G0252Q?

STSPIN32G0252Q orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your STSPIN32G0252Q order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for STSPIN32G0252Q?

For technical support, including STSPIN32G0252Q datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STSPIN32G0252Q requirements.

6.How does Aetrix verify that STSPIN32G0252Q is sourced from the original manufacturer or authorized distributors?

All STSPIN32G0252Q products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STSPIN32G0252Q meets industry standards.

7.What is the process for return or replacement of STSPIN32G0252Q?

All STSPIN32G0252Q units undergo pre-shipment inspection (PSI). If there is an issue with STSPIN32G0252Q, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The STSPIN32G0252Q part is unused and in its original packaging.

Return procedure for STSPIN32G0252Q:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…