STMicroelectronics STSPIN32G0252QTR
- Part No.:
- STSPIN32G0252QTR
- Manufacturer:
- STMicroelectronics
- Category:
- Application Specific Microcontrollers
- Package:
- 72-VFQFN Exposed Pad
- Datasheet:
-
STSPIN32G0252QTR.pdf
- Description:
- VFQFPN 10X10X0.95 72L PITCH 05
- Quantity:
- Payment:

- Shipping:

Inventory:3,846
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
STSPIN32G0252 from STMicroelectronics is a 250 V three-phase BLDC motor controller system-in-package integrating an ARM Cortex-M0+ MCU (STM32G031) and triple half-bridge gate drivers. It delivers 1.00 A source / 0.85 A sink gate drive current, supports up to 64 MHz operation, features 64 KB flash + 8 KB SRAM with hardware parity, and includes a 12-bit ADC (15 channels, 2 MSps), dedicated motor control timer with 6× PWM, and integrated bootstrap diodes - enabling compact, high-efficiency inverter designs for industrial fans and appliances.
For engineers reviewing the STSPIN32G0252 datasheet, STSPIN32G0252 pinout, STSPIN32G0252 application, or STSPIN32G0252 equivalent, this device is selected for sensorless/sensored FOC or six-step BLDC control where integrated gate driving, real-time protection (SmartSD, UVLO, interlocking), and deterministic timing (matched propagation delay, 85 ns driver ton/toff) are critical to system reliability and BOM reduction.
Technical Context
The STSPIN32G0252 implements a tightly coupled SiP architecture: the STM32G031 MCU core directly controls gate driver inputs (HIN1–3, LIN1–3, EN) via GPIOs PB12–PB15 and PA8–PA11, while sharing VDD/VSSA, VREF+, and SGND/PGND domains with the 250 V gate driver section. Its comparator input (CIN) feeds a dedicated SmartSD circuit that triggers fast shutdown (<500 ns propagation) on overcurrent events, independent of MCU firmware execution.
Driver operation relies on bootstrapped high-side supplies (BOOT1–3) with integrated diodes (RD,boot = 215–240 Ω), matched low/high-side propagation delays (360–510 ns), and hardware-enforced deadtime + interlocking to prevent shoot-through. The MCU's 16-bit advanced timer (TIM1) synchronizes PWM outputs with ADC sampling for precise current reconstruction in shunt-based FOC.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Max HV rail | 250 V DC - enables direct interface with 230 VAC rectified bus without external level-shifting |
| Gate drive current | 1.00 A source / 0.85 A sink @ 25 °C - sufficient to drive 100 nC MOSFET gates at >20 kHz switching |
| MCU core | ARM Cortex-M0+, 64 MHz - provides real-time motor control loop execution with MPU for code security |
| ADC resolution & speed | 12-bit, 2 MSps - supports dual-shunt current sampling within single PWM period for FOC |
| Comparator propagation | 350–500 ns - enables sub-microsecond overcurrent response before power device failure |
| Driver propagation delay | 85 ns ton/toff - ensures precise PWM edge alignment across all 6 gate outputs |
| Operating temperature | −40 °C to +125 °C - qualified for enclosed industrial fan and appliance environments |
| Package | QFN 10×10 mm, 72-pin, 0.5 mm pitch, 1.8 mm creepage - supports high-voltage isolation and thermal dissipation (RthJA = 22.4 °C/W) |
Pinout & Package
STSPIN32G0252 uses a thermally enhanced QFN-72L package (10 mm × 10 mm, 0.5 mm pitch, exposed EPAD connected to SGND) with 1.8 mm creepage distance for reinforced insulation in 250 V systems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BOOT1–3 | Bootstrap supply input | Provides floating VCC for high-side drivers; integrated diode eliminates external diode requirement |
| HVG1–3 / LVG1–3 | Gate driver outputs | Direct connection to N-channel MOSFET/IGBT gates; <1 V saturation voltage enables "bleeder" resistor elimination |
| OUT1–3 | High-side floating common | Connects to phase node of external half-bridge; defines local ground reference for HVG outputs |
| CIN / OD | Comparator input / open-drain output | CIN monitors shunt voltage; OD asserts low on overcurrent with 4.4–5.2 V floating level for pull-up flexibility |
| EN / FAULT | Enable input / fault indicator | EN active-high enables gate drivers; FAULT is open-drain UVLO/SmartSD status signal (RON = 50–100 Ω) |
| PA8–PA11, PB13–PB15 | MCU-to-driver control I/O | Configurable GPIOs pre-wired to HIN/LIN/EN signals - no external logic required for basic PWM control |
Key Features
| Feature | Design Value |
|---|---|
| Integrated SmartSD comparator | Sub-500 ns overcurrent detection with programmable restart threshold (3.5–4.3 V) and unlatch level (0.56–0.75 V) |
| Matched propagation delay | ≤10 ns skew between high/low-side paths - prevents PWM cycle distortion in high-frequency inverters |
| Hardware interlocking + deadtime | Prevents simultaneous HVG/LVG conduction at gate driver level - eliminates risk of shoot-through even during firmware faults |
| On-chip bootstrap diodes | 215–240 Ω RD,boot - reduces component count and PCB area vs discrete bootstrap circuits |
| Dual-domain power supply | Separate VCC (driver) and VDD/VDDA (MCU) rails - enables independent voltage scaling and noise isolation |
| SWD debug interface | PA13/PA14 pins support full firmware programming and real-time motor control debugging without additional headers |
Applications
| Industrial Fan Control | Appliance Inverter Module |
|---|---|
|
Use Scenario: Variable-speed ventilation in HVAC units requiring EMI-compliant sinusoidal drive and thermal derating at 60 °C ambient. IC Role / Device Role / Timing Role: Single-chip BLDC controller executing sensorless FOC with dual-shunt current sensing and synchronized ADC sampling. Use Value: Eliminates external gate drivers, comparator, and level shifters - reduces bill-of-materials by ≥7 components and PCB area by 35%. |
Use Scenario: Compact washing machine drum motor drive operating from 310 V DC bus with stall protection and acoustic noise optimization. IC Role / Device Role / Timing Role: System-in-package providing gate driving, current protection (SmartSD), and real-time torque control via 64 MHz MCU. Use Value: Integrated 250 V gate drivers and 125 °C junction rating enable sealed, fanless enclosure design without thermal throttling. |
| Three-Phase Pump Driver | BLDC Compressor Control |
|
Use Scenario: High-reliability water circulation pump in heat pump systems requiring continuous operation at 100% load for >15,000 hours. IC Role / Device Role / Timing Role: Motor controller with hardware UVLO, interlocking, and matched propagation delay ensuring consistent PWM timing under voltage sag. Use Value: Hardware-level protections (no firmware dependency) prevent MOSFET destruction during grid transients or startup surges. |
Use Scenario: Refrigeration compressor with variable refrigerant flow requiring precise speed regulation and overtemperature fallback. IC Role / Device Role / Timing Role: Integrated solution combining 64 KB secure flash for field-upgradable control algorithms and analog peripherals for PFC + inverter coordination. Use Value: Unified MCU + gate driver clock domain enables <1 µs jitter between PWM edges and ADC triggers - critical for low-torque-ripple operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar three-phase BLDC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STSPIN32G4 | Higher 600 V HV rail; same STM32G031 MCU; no integrated bootstrap diodes | Better suited for 400 VDC bus systems (e.g., solar inverters); requires external bootstrap diodes | Select when operating above 300 V DC or needing higher dV/dt immunity (±100 V/ns) |
| MP6550GQ-Z | Standalone 250 V gate driver (no MCU); 1.5 A peak drive; separate logic supply required | Requires external microcontroller and protection circuitry; lower integration but higher drive strength | Select when existing MCU platform must be retained or maximum gate current (>1.0 A) is mandatory |
Compared with STSPIN32G0252, STSPIN32G4 extends voltage capability but increases BOM complexity, while MP6550GQ-Z offers higher drive current at the cost of full system integration - making STSPIN32G0252 optimal for cost-sensitive, space-constrained industrial BLDC drives requiring embedded control and protection.
Availability
STSPIN32G0252 is available at Aetrix Electronics and suitable for industrial fan control, appliance inverter modules, three-phase pump drivers, and BLDC compressor control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for STSPIN32G0252 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, designing and manufacturing microcontrollers, power ICs, sensors, and analog devices for industrial, automotive, and consumer markets.
The STSPIN32 series targets high-voltage motor control applications, integrating robust gate drivers with STM32 MCUs to simplify inverter design, reduce system size, and enhance functional safety through hardware-enforced protections.
FAQ
What is the maximum switching frequency supported by STSPIN32G0252?
The device supports up to 800 kHz switching frequency per phase, limited by thermal dissipation and gate charge requirements. At 250 V bus and 1.0 A gate drive, practical operation is typically 20–100 kHz for industrial BLDC drives. The 85 ns propagation delay and matched timing ensure clean PWM edges even at higher frequencies, but total power dissipation (4.5 W max) and PCB thermal design govern real-world limits.
How does the SmartSD function differ from standard overcurrent protection?
SmartSD uses an internal comparator with dedicated CIN input and programmable thresholds (3.5–4.3 V restart, 0.56–0.75 V unlatch) to trigger immediate gate shutdown in <500 ns - faster than MCU-based protection. Unlike generic fault flags, SmartSD operates independently of firmware, survives reset conditions, and includes automatic restart hysteresis to avoid latch-up during transient overloads.
Can STSPIN32G0252 drive IGBTs as well as MOSFETs?
Yes - its 250 V rating, 1.0 A source/0.85 A sink drive capability, and 85 ns propagation delay meet typical IGBT gate requirements. The integrated bootstrap diodes and UVLO/interlocking functions are compatible with IGBT switching characteristics. However, gate resistor selection must account for IGBT gate charge (Qg) and turn-off energy to avoid excessive Miller plateau time.
Is the exposed pad (EPAD) electrically connected, and how should it be handled on the PCB?
The EPAD is internally connected to SGND and serves as the primary thermal path. It must be soldered to a large copper pour tied to SGND with ≥6 thermal vias (0.3 mm diameter, 0.8 mm spacing) to achieve the specified RthJA = 22.4 °C/W. Floating or unconnected EPAD degrades thermal performance and risks junction overheating above 125 °C under sustained 2 A gate drive loads.
STSPIN32G0252QTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- STMicroelectronics
- Series:
- -
- Package/Case:
- 72-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- Applications:
- BLDC Controller
- Core Processor:
- ARM® Cortex®-M0+
- Program Memory Type:
- FLASH (64kB)
- Controller Series:
- STM32G031x8x3
- RAM Size:
- 8K x 8
- Interface:
- I2C, SPI, UART/USART
- Number of I/O:
- 32
- Voltage - Supply:
- 1.7V ~ 3.6V
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 72-QFN (10x10)
STSPIN32G0252QTR FAQ
1.How can I place an order for STSPIN32G0252QTR through Aetrix?
Please submit a Request for Quotation (RFQ) for STSPIN32G0252QTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for STSPIN32G0252QTR reliable?
The price and inventory of STSPIN32G0252QTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for STSPIN32G0252QTR is usually 5 days.
3.What payment methods are accepted for STSPIN32G0252QTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for STSPIN32G0252QTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for STSPIN32G0252QTR?
STSPIN32G0252QTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your STSPIN32G0252QTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for STSPIN32G0252QTR?
For technical support, including STSPIN32G0252QTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your STSPIN32G0252QTR requirements.
6.How does Aetrix verify that STSPIN32G0252QTR is sourced from the original manufacturer or authorized distributors?
All STSPIN32G0252QTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that STSPIN32G0252QTR meets industry standards.
7.What is the process for return or replacement of STSPIN32G0252QTR?
All STSPIN32G0252QTR units undergo pre-shipment inspection (PSI). If there is an issue with STSPIN32G0252QTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The STSPIN32G0252QTR part is unused and in its original packaging.
Return procedure for STSPIN32G0252QTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
STSPIN32G0252QTR Tags

-
CYPD3175-24LQXQ
Infineon Technologies

-
SLB9672VU20FW1523XTMA1
Infineon Technologies

-
SLB9670VQ20FW785XTMA1
Infineon Technologies

-
SLB9672XU20FW1523XTMA1
Infineon Technologies

-
SLB9673XU20FW2613XTMA1
Infineon Technologies

-
CYPD3125-40LQXIT
Infineon Technologies

-
AT97SC3204-U2A1A-20
Microchip Technology

-
AT97SC3204-U2A1A-10
Microchip Technology

-
SLM9670AQ20FW1311XTMA1
Infineon Technologies

-
SLB9672XU20FW1613XTMA1
Infineon Technologies

-
SLB9672AU20FW1613XTMA1
Infineon Technologies

-
SLB9673AU20FW2613XTMA1
Infineon Technologies
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
