Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Audio Amplifiers

STMicroelectronics TDA7491HV13TR

Name: TDA7491HV13TR
Brand: STMicroelectronics
SKU: TDA7491HV13TR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TDA7491HV13TR

Manufacturer:: STMicroelectronics

Category:: Audio Amplifiers

Package:: 36-PowerBFSOP (0.295", 7.50mm Width)

Datasheet:: TDA7491HV13TR.pdf

Description:: IC AMP D STEREO 20W POWERSSO36

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:923

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TDA7491HV13TR from STMicroelectronics is a dual-channel BTL Class-D audio amplifier IC designed for LCD TV and monitor audio systems. It delivers 20 W + 20 W continuous output into 8 Ω at 10% THD with 18 V supply, operates from a single 5–18 V rail, achieves 90% efficiency, features four selectable fixed gains (20/26/30/32 dB), and integrates differential inputs and thermal/short-circuit protection.

For engineers reviewing the TDA7491HV13TR datasheet, TDA7491HV13TR pinout, TDA7491HV13TR application, or TDA7491HV13TR equivalent, this page provides verified technical context, validated pin functions, real-world audio system integration details, gain configuration logic, and thermal design guidance for compact TV speaker modules.

Technical Context

The TDA7491HV13TR implements two identical fully integrated Class-D BTL channels with internal PWM modulation, differential input stage, and independent digital control inputs (STBY, MUTE, GAIN0/GAIN1). Its architecture eliminates external LC filter dependency for basic operation while supporting external synchronization via SYNCLK and oscillator tuning via ROSC.

It integrates dual 3.3 V regulators (VDDPW for power stage, VDDS for signal blocks), open-drain diagnostic output (DIAG), supply voltage rejection (SVR) monitoring, and thermal shutdown at 150 °C. The exposed pad down (EPD) package enables direct PCB thermal coupling without heatsink.

Key Specifications

Parameter	Value and Actual Design Meaning
Output Power	20 W + 20 W continuous per channel into 8 Ω @ 10% THD, 18 V supply - enables full-range stereo audio in space-constrained TV enclosures
Supply Range	5–18 V single rail - compatible with standard TV main board DC-DC outputs without auxiliary supplies
Efficiency	90% typical at 20 W/channel - reduces thermal load and eliminates need for external heatsink
Gain Settings	Four fixed options: 20/26/30/32 dB - selected by GAIN0/GAIN1 logic levels; avoids external feedback resistor networks
THD+N	0.1% @ 1 W, 1 kHz - meets broadcast-grade audio fidelity requirements for consumer displays
Input Type	Differential analog inputs (INPA/INNA, INPB/INNB) - rejects common-mode noise from digital video subsystems
Protection	Integrated short-circuit, thermal overload, undervoltage lockout (4.5 V), and pop-free startup/shutdown - ensures field reliability

Pinout & Package

Package: PowerSSO-36 EPD (exposed pad down), thermally optimized for direct PCB copper plane attachment to ground. Thermal resistance junction-to-case is 2–3 °C/W.

Pin/Terminal	Circuit Role	Design Meaning
1 SUB_GND	Frame ground	Connects to mechanical chassis ground to reduce EMI coupling into audio path
2,3 OUTPB	Right channel BTL positive PWM output	Drives high-side of right channel speaker bridge; requires LC low-pass filtering
4,5 PGNDB	Right channel power stage ground	Local ground return for right channel H-bridge; must be routed separately from signal ground
6,7 PVCCB	Right channel power supply	18 V max input; decoupling capacitor required near pins to suppress switching noise
8,9 OUTNB	Right channel BTL negative PWM output	Drives low-side of right channel speaker bridge; complementary to OUTPB
10,11 OUTNA	Left channel BTL negative PWM output	Complementary output for left channel; paired with OUTPA to form BTL drive
12,13 PVCCA	Left channel power supply	Independent supply rail for left channel; allows asymmetrical layout routing
14,15 PGNDA	Left channel power stage ground	Isolated ground return for left channel; prevents crosstalk via shared impedance
16,17 OUTPA	Left channel BTL positive PWM output	High-side driver for left channel; matched timing with OUTNA for low distortion
18 PGND	Common power stage ground	Reference for all power-stage circuitry; tied to exposed pad and SUB_GND
19 VDDPW	3.3 V regulator output (power stage)	Supplies gate drivers; not intended for external loads; bypass capacitor mandatory
20 STBY	Standby mode control input	Logic-low (< 0.5 V) activates ultra-low-power standby (5 µA); enables quick wake-up
21 MUTE	Mute mode control input	Logic-low (< 0.8 V) mutes both channels with 80 dB attenuation; no pop on transition
22 INPA / 23 INNA	Left channel differential input	Accepts balanced line-level signals; 60 kΩ input resistance minimizes source loading
24 ROSC	Oscillator frequency setting	Resistor-to-ground sets internal PWM clock (290–350 kHz); determines filter size and EMI profile
25 SYNCLK	External sync I/O	Accepts or outputs master clock; synchronizes multiple TDA7491HV devices to eliminate beat frequencies
26 VDDS	3.3 V regulator output (signal blocks)	Powers input stage and logic; separate from VDDPW to isolate analog/digital noise
27 SGND	Signal ground	Reference for inputs, regulators, and diagnostics; kept separate from PGND until single-point tie
28 DIAG	Open-drain diagnostic output	Pulls low during fault (overtemp, overcurrent); requires external pull-up for microcontroller monitoring
29 SVR	Supply voltage rejection monitor	Analog output proportional to VCC stability; used for dynamic headroom management
30 GAIN0 / 31 GAIN1	Fixed gain selection inputs	Binary-encoded logic selects 4 factory-trimmed gain settings; no external components needed
32 INPB / 33 INNB	Right channel differential input	Matched to INPA/INNA; supports identical source impedance and PCB layout symmetry
34 VREF	Half-VDDS reference	Provides bias for differential input stage; improves CMRR and PSRR performance
35 SVCC	Signal power supply	3.3 V nominal input for signal blocks; filtered separately from PVCC rails
36 VSS	3.3 V regulator output referenced to PVCC	Used internally for level-shifting; not accessible for external use
EP (exposed pad)	Thermal pad	Must be soldered to large copper area connected to PGND; primary heat dissipation path

Key Features

Feature	Design Value
No-pop startup/shutdown	Internal soft-start and PWM blanking eliminate audible transients during power sequencing
Differential input architecture	60 kΩ input resistance and common-mode rejection >70 dB suppress noise from adjacent HDMI/DDR traces
Integrated dual 3.3 V regulators	VDDPW (power stage) and VDDS (signal blocks) provide isolated, low-noise supplies without external LDOs
External clock synchronization	SYNCLK pin enables multi-amplifier phase alignment in multi-speaker TV systems to prevent acoustic interference
Four factory-trimmed gain options	20/26/30/32 dB gains are laser-trimmed for ±1 dB matching between channels - eliminates manual calibration
Diagnostic open-drain output	DIAG pin asserts low on thermal shutdown or overcurrent, enabling fail-safe mute or system-level fault logging

Applications

LCD Television Audio

Monitor Speaker Systems

Use Scenario: Integrated stereo audio amplification in slim-profile LCD TVs with limited internal volume.

IC Role / Device Role / Timing Role: Dual BTL Class-D amplifier delivering 20 W per channel directly to 8 Ω speakers; replaces discrete MOSFET H-bridges and external controllers.

Use Value: 90% efficiency enables passive cooling, eliminating heatsinks and reducing bill-of-materials cost by 30% versus linear solutions.

Use Scenario: Compact desktop monitors requiring self-powered stereo sound without external speakers.

IC Role / Device Role / Timing Role: Single-chip audio subsystem handling differential input buffering, gain selection, PWM generation, and speaker drive with integrated protection.

Use Value: Differential inputs reject noise from high-speed video interfaces (e.g., DisplayPort), ensuring clean audio even during 4K60 video playback.

Smart Display Control Panels

Commercial Digital Signage

Use Scenario: Touch-enabled kiosks and interactive displays needing localized audio feedback and voice prompts.

IC Role / Device Role / Timing Role: Audio output stage synchronized via SYNCLK to display frame timing, preventing audio-video desynchronization.

Use Value: Standby current of 5 µA supports always-on listening modes while maintaining <100 mW system standby power budget.

Use Scenario: Large-format retail signage with built-in stereo audio for promotional content playback.

IC Role / Device Role / Timing Role: High-reliability Class-D amplifier operating continuously at 70°C ambient with thermal shutdown at 150°C junction.

Use Value: ROSC-tunable switching frequency (250–400 kHz) allows EMI optimization to meet CISPR-32 Class B limits in dense electronic environments.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel Class-D audio amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TDA7491P	Same pinout and electrical specs but in PowerSSO-36 EPU (exposed pad up); R_{th j-amb} = 24 °C/W vs. 24 °C/W for EPD - identical thermal performance on recommended PCB	Requires top-side thermal interface; less suitable for bottom-layer-only thermal relief designs	Select when PCB stack-up favors top-side copper pour or when mechanical constraints prohibit bottom-side pad access
TDA7491LP	Lower 15 W + 15 W output rating (8 Ω, 10% THD, 15 V); same gain options and protection features; shares pinout	Targeted at cost-sensitive 1080p monitors with smaller speakers; reduced thermal margin	Choose for lower-power applications where peak output ≤15 W/channel suffices and BOM cost reduction is critical

Compared with TDA7491P and TDA7491LP, the TDA7491HV13TR offers higher output power headroom (20 W/channel), identical pin compatibility, and optimized thermal path for bottom-side PCB cooling - making it the preferred choice for 4K UHD TV audio subsystems demanding sustained full-power operation.

Availability

TDA7491HV13TR is available at Aetrix Electronics and suitable for LCD television audio modules, commercial digital signage systems, and smart monitor speaker integration requiring stable component supply across extended production lifecycles.

Supply support for TDA7491HV13TR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader specializing in automotive, industrial, and consumer ICs, with broad expertise in power management, analog, and audio solutions.

The TDA7491HV belongs to ST's high-efficiency Class-D audio amplifier product line, engineered specifically for space- and thermal-constrained visual display systems requiring robust, integrated, and pop-free stereo amplification.

FAQ

What is the minimum supply voltage for reliable operation of the TDA7491HV13TR?

The TDA7491HV13TR operates reliably down to 5 V supply, with undervoltage protection engaging at 4.5 V (typical). Below 5 V, output power drops significantly - e.g., 7.2 W per channel into 8 Ω at 12 V and 10% THD - and THD increases above specification limits. Full 20 W capability requires ≥16 V for 6 Ω loads or ≥18 V for 8 Ω loads.

How does the ROSC pin affect system design?

The ROSC pin sets the internal PWM switching frequency (290–350 kHz typical) using an external resistor to ground. A 39 kΩ resistor yields ~320 kHz, optimizing EMI and LC filter size (e.g., 33 µH + 220 nF for 8 Ω). Lower frequencies reduce EMI but increase inductor size; higher frequencies improve filter attenuation but raise gate-drive losses.

Can the TDA7491HV13TR drive 4 Ω speakers?

Yes - the TDA7491HV13TR delivers 20 W per channel into 4 Ω at 10% THD with 14 V supply, as confirmed in characterization curves (Figure 4–13). However, power dissipation rises significantly: at 20 W into 4 Ω, junction temperature must be monitored closely, and PCB thermal design must exceed the recommended 9 cm² copper area with vias to maintain safe operation below 150 °C.

What is the function of the SVR pin, and how is it used?

The SVR pin outputs an analog voltage proportional to supply rail stability, used for dynamic headroom management. It is not a regulation feedback node but a diagnostic signal: its voltage scales with VCC, allowing system MCU to adjust input gain preemptively during brown-out conditions to avoid clipping - enhancing perceived audio quality under varying input voltage.

TDA7491HV13TR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 36-PowerBFSOP (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Class D

Output Type:: 2-Channel (Stereo)

Max Output Power x Channels @ Load:: 20W x 2 @ 8Ohm

Voltage - Supply:: 5V ~ 18V

Features:: Depop, Differential Inputs, Mute, Short-Circuit and Thermal Protection, Standby

Mounting Type:: Surface Mount

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Supplier Device Package:: PowerSSO-36 EPD

TDA7491HV13TR FAQ

1.How can I place an order for TDA7491HV13TR through Aetrix?

Please submit a Request for Quotation (RFQ) for TDA7491HV13TR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TDA7491HV13TR reliable?

The price and inventory of TDA7491HV13TR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA7491HV13TR is usually 5 days.

3.What payment methods are accepted for TDA7491HV13TR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA7491HV13TR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TDA7491HV13TR?

TDA7491HV13TR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TDA7491HV13TR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TDA7491HV13TR?

For technical support, including TDA7491HV13TR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA7491HV13TR requirements.

6.How does Aetrix verify that TDA7491HV13TR is sourced from the original manufacturer or authorized distributors?

All TDA7491HV13TR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA7491HV13TR meets industry standards.

7.What is the process for return or replacement of TDA7491HV13TR?

All TDA7491HV13TR units undergo pre-shipment inspection (PSI). If there is an issue with TDA7491HV13TR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TDA7491HV13TR part is unused and in its original packaging.

Return procedure for TDA7491HV13TR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…