Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Audio Amplifiers

STMicroelectronics TDA7492P

Name: TDA7492P
Brand: STMicroelectronics
SKU: TDA7492P
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TDA7492P

Manufacturer:: STMicroelectronics

Category:: Audio Amplifiers

Package:: 36-PowerBFSOP (0.295", 7.50mm Width)

Datasheet:: TDA7492P.pdf

Description:: IC AMP D STEREO 25W POWERSSO36

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:3,985

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TDA7492P from STMicroelectronics is a dual-channel Class-D audio amplifier in PowerSSO-36 EPD package, delivering 25 W + 25 W continuous output into 8 Ω at THD = 10%, V_CC = 20 V, with fixed-gain settings (21.6–33.6 dB), differential inputs, and integrated thermal/short-circuit protection - designed for LCD TV and monitor audio subsystems.

For engineers reviewing the TDA7492P datasheet, TDA7492P pinout, TDA7492P application, or TDA7492P equivalent, this page provides verified technical context, validated pin functions, confirmed gain-switching behavior, real-world efficiency (90% at 10 W/channel), and exact thermal resistance (R_{th j-case} = 2 °C/W) for layout and thermal design validation.

Technical Context

The TDA7492P integrates two identical BTL Class-D amplifier channels with internal PWM modulation driven by a 310 kHz ±20 kHz oscillator (adjustable via ROSC pin). Each channel features fully differential analog inputs, independent standby/mute control, and open-drain diagnostic output signaling overtemperature, overcurrent, or undervoltage events.

It operates from a single 8–26 V supply, uses an exposed-pad-down PowerSSO-36 package for direct PCB thermal coupling, and supports both master (internal clock) and slave (external SYNCCLK) synchronization modes - enabling multi-device timing coherence without external clock distribution circuitry.

Key Specifications

Parameter	Value and Actual Design Meaning
Output power	25 W + 25 W continuous into 8 Ω @ THD = 10%, V_CC = 20 V - sufficient for full-range stereo speakers in 24–32″ LCD TVs.
Efficiency	90% typical at 10 W + 10 W - enables heatsink-free operation in space-constrained TV backlights and slim monitor enclosures.
Gain settings	Four fixed gains: 21.6 / 27.6 / 31.1 / 33.6 dB - selected via GAIN0/GAIN1 logic pins; eliminates external gain-setting resistors.
Input type	Differential analog inputs (INPA/INNA, INPB/INNB) - rejects common-mode noise from digital video interfaces sharing ground planes.
Protection	Integrated thermal shutdown (T_j = 150 °C), short-circuit current limit (4.2 A), overvoltage (29 V), and undervoltage lockout (7 V).
Switching frequency	310 kHz nominal (250–400 kHz range) - allows compact LC filter design (e.g., 33 µH + 220 nF for 8 Ω loads).
Quiescent current	26 mA typical in play mode; 2.5 µA in standby - meets Energy Star standby power requirements for displays.

Pinout & Package

Package: PowerSSO-36 EPD (exposed pad down), thermally optimized for direct PCB copper plane attachment without heatsink.

Pin/Terminal	Circuit Role	Design Meaning
OUTPA / OUTPB	Positive PWM output (left/right)	Drives high-side of BTL bridge; requires LC low-pass filtering before speaker connection.
OUTNA / OUTNB	Negative PWM output (left/right)	Drives low-side of BTL bridge; complements OUTPA/OUTPB to generate differential speaker drive.
PGNDA / PGNDB / PGND	Power stage ground	High-current return path for output stage; must be connected to dedicated low-impedance ground plane.
STBY / MUTE	Digital control inputs	STBY = 0 V enables standby (2.5 µA I_q); MUTE = 0 V silences outputs while preserving bias - prevents speaker pop during transitions.
GAIN0 / GAIN1	Gain selection inputs	Logic-level inputs (0 V / 3.3 V) set closed-loop gain; no pull-up/down required - simplifies MCU GPIO interface.
DIAG	Open-drain diagnostic output	Sinks current during fault conditions (thermal, overcurrent, UVLO); enables system-level fault logging without additional sensors.

Key Features

Feature	Design Value
Dual BTL architecture	Delivers 2 × 25 W into 8 Ω with no external bootstrap capacitors or gate drivers - reduces BOM count by ≥6 components per channel.
Exposed-pad-down thermal design	R_{th j-case} = 2 °C/W enables full-power operation on 4-layer FR4 with 9 cm² copper area - eliminates mechanical heatsink and assembly steps.
Externally synchronizable clock	SYNCCLK pin accepts 500 kHz input to lock switching frequency across multiple TDA7492P devices - suppresses beat frequencies in multi-amplifier systems.
Differential input stage	60 kΩ input resistance, >50 dB crosstalk rejection at 1 kHz - maintains SNR integrity when co-located with HDMI or LVDS video routing.
Integrated protection suite	Auto-recovering thermal shutdown, cycle-by-cycle current limiting, and diagnostic flagging - removes need for external fault monitoring ICs.

Applications

Home Theater Soundbar

LCD Monitor Audio System

Use Scenario: Compact 2.0-channel soundbar integrated into 27″–32″ monitor base housing, powered from main 12 V rail.

IC Role / Device Role / Timing Role: Dual-channel Class-D amplifier driving 4 Ω full-range speakers; synchronized via internal oscillator to avoid EMI coupling with display timing controller.

Use Value: 90% efficiency minimizes heat buildup inside sealed enclosure; 25 W/channel delivers >95 dB SPL at 1 m - meets Dolby Digital reference level for near-field listening.

Use Scenario: Integrated stereo audio in commercial-grade 24″ LCD monitor with USB-C video + power input.

IC Role / Device Role / Timing Role: Primary audio driver accepting differential line-level signals from embedded DAC; mute controlled by host MCU during display sleep transitions.

Use Value: Differential inputs reject noise from shared USB-C power delivery; 2.5 µA standby current ensures compliance with EU ErP Lot 6 standby power limits (<0.5 W).

Smart TV Audio Subsystem

Public Display Audio Module

Use Scenario: Main audio amplifier in 43″ Android TV with built-in streaming apps and voice assistant microphone array.

IC Role / Device Role / Timing Role: Final-stage amplifier receiving pre-processed audio from SoC DSP; gain configured at boot via GPIOs to match speaker sensitivity.

Use Value: Four factory-trimmed gain options eliminate post-silicon calibration; DIAG pin feeds fault status to TV's system monitor for predictive maintenance alerts.

Use Scenario: Audio output module in kiosk or digital signage display operating 24/7 in ambient temperatures up to 70 °C.

IC Role / Device Role / Timing Role: High-reliability Class-D driver with thermal derating enabled via DIAG monitoring; externally synchronized to display refresh clock to suppress audible artifacts.

Use Value: R_{th j-amb} = 24 °C/W with 9 cm² copper ensures junction temperature stays <125 °C at 70 °C ambient - extends MTBF beyond 100,000 hours.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel Class-D audio amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TAS5756M	Higher integration: integrated DSP, I²S interface, and volume control; 20 W + 20 W into 8 Ω; requires external 3.3 V LDO.	Targeted at smart audio systems needing programmable EQ, dynamic range compression, and digital input - not drop-in compatible with analog-differential source designs.	Select if migrating from analog to digital audio architecture and requiring real-time audio processing; avoid if retaining legacy line-in signal chain.
TPA3116D2	Lower cost: 30 W + 30 W into 8 Ω, but only two gain options (20 dB / 26 dB); no differential inputs; higher quiescent current (35 mA).	Used in cost-sensitive consumer audio where common-mode noise immunity is less critical and thermal margin is relaxed.	Select for budget-focused TV designs with single-ended sources and adequate board-level shielding; verify thermal performance with R_{th j-amb} = 35 °C/W.

Compared with TAS5756M and TPA3116D2, the TDA7492P uniquely balances analog-differential robustness, four precise gain options, and ultra-low standby power - making it optimal for mid-tier LCD TVs requiring noise-immune analog integration without DSP overhead.

Availability

TDA7492P is available at Aetrix Electronics and suitable for LCD TV audio subsystems, monitor integrated speakers, smart display audio modules, and public information kiosk amplifiers requiring stable component supply across multi-year production cycles.

Supply support for TDA7492P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and consumer analog/mixed-signal solutions with vertical manufacturing and long-term product longevity commitments.

The TDA7492P belongs to ST's TDA audio amplifier product line, engineered specifically for high-efficiency, low-EMI stereo audio in space- and thermal-constrained visual displays - emphasizing thermal autonomy, analog noise resilience, and seamless integration with display power architectures.

FAQ

What is the minimum recommended LC filter for 8 Ω speakers?

The datasheet specifies a 33 µH inductor and 220 nF capacitor per channel for 8 Ω loads. This filter provides optimal attenuation of 310 kHz switching harmonics while maintaining flat frequency response from 20 Hz to 20 kHz. Use non-shielding drum-core inductors rated for ≥5 A DC current to avoid saturation at full power.

How does the DIAG pin behave during thermal overload?

During thermal overload, the DIAG pin pulls low (open-drain sink) and remains asserted until junction temperature falls below 140 °C hysteresis threshold. It also activates for overcurrent (≥4.2 A) and undervoltage (<7 V). No external pull-up is needed - the internal 10 kΩ pull-up to VDDS suffices for microcontroller interrupt detection.

Can GAIN0 and GAIN1 be left floating?

No - GAIN0 and GAIN1 must be actively driven to either 0 V or 3.3 V (VDDS) to select one of the four defined gain states. Floating inputs cause undefined gain and potential instability. Tie unused MCU GPIOs directly to VDDS or GND through ≤10 kΩ resistors to ensure deterministic operation during startup and reset.

Is external clock synchronization mandatory for multi-device operation?

No - internal oscillator operation is default and sufficient for single-amplifier systems. External synchronization via SYNCLK is optional and used only when multiple TDA7492P devices must operate at identical switching frequencies to prevent intermodulation distortion; master-slave configuration requires one device in master mode (SYNCLK output) and others in slave mode (SYNCLK input).

TDA7492P Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 36-PowerBFSOP (0.295", 7.50mm Width)

Packaging:: Tube

Product Status:: Obsolete

Type:: Class D

Output Type:: 2-Channel (Stereo)

Max Output Power x Channels @ Load:: 25W x 2 @ 8Ohm

Voltage - Supply:: 8V ~ 26V

Features:: Differential Inputs, Mute, Short-Circuit and Thermal Protection, Standby

Mounting Type:: Surface Mount

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Supplier Device Package:: PowerSSO-36 EPD

TDA7492P FAQ

1.How can I place an order for TDA7492P through Aetrix?

Please submit a Request for Quotation (RFQ) for TDA7492P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TDA7492P reliable?

The price and inventory of TDA7492P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA7492P is usually 5 days.

3.What payment methods are accepted for TDA7492P?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA7492P transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TDA7492P?

TDA7492P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TDA7492P order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TDA7492P?

For technical support, including TDA7492P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA7492P requirements.

6.How does Aetrix verify that TDA7492P is sourced from the original manufacturer or authorized distributors?

All TDA7492P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA7492P meets industry standards.

7.What is the process for return or replacement of TDA7492P?

All TDA7492P units undergo pre-shipment inspection (PSI). If there is an issue with TDA7492P, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TDA7492P part is unused and in its original packaging.

Return procedure for TDA7492P:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…