Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Linear > Audio Amplifiers

STMicroelectronics TDA7498LTR

Name: TDA7498LTR
Brand: STMicroelectronics
SKU: TDA7498LTR
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: TDA7498LTR

Manufacturer:: STMicroelectronics

Category:: Audio Amplifiers

Package:: 36-PowerFSOP (0.295", 7.50mm Width)

Datasheet:: TDA7498LTR.pdf

Description:: IC AMP D STEREO 80W POWERSSO36

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:749

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

TDA7498LTR from STMicroelectronics is a dual-channel BTL Class-D audio amplifier in PowerSSO-36 EPU package, delivering 80 W + 80 W into 6 Ω at 10% THD with 32 V supply. It features differential inputs, four selectable fixed gains (25.6–37.6 dB), and integrated thermal/overcurrent/overvoltage protection. Designed for high-efficiency active speakers and home audio systems.

For engineers reviewing the TDA7498LTR datasheet, TDA7498LTR pinout, TDA7498LTR application, or TDA7498LTR equivalent, key selection criteria include single-supply operation (14–36 V), 90% efficiency, externally synchronizable switching clock, diagnostic open-drain output (pin 28), and exposed-pad thermal management for heatsink mounting.

Technical Context

The TDA7498LTR integrates two identical BTL Class-D channels with internal PWM modulation driven by a configurable oscillator (250–400 kHz). Each channel uses differential analog inputs (INPA/INNA, INPB/INNB) and delivers complementary PWM outputs (OUTPA/OUTNA, OUTPB/OUTNB) to drive LC-filtered loudspeakers.

It implements hierarchical protection: overcurrent detection (6 A threshold), thermal shutdown at 150 °C, and undervoltage/overvoltage lockout (8 V / 43 V). Gain is set digitally via GAIN0/GAIN1 pins, and synchronization across multiple devices is supported via SYNCLK pin configured as input (slave) or output (master).

Key Specifications

Parameter	Value and Actual Design Meaning
Output power	80 W + 80 W @ THD = 10%, RL = 6 Ω, VCC = 32 V - enables high-fidelity stereo output without forced air cooling
Efficiency	90% @ Po = 80 W + 80 W - reduces heat dissipation and simplifies thermal design in compact enclosures
Supply range	14–36 V single supply - compatible with standard 24 V and 32 V audio system rails
Gain settings	25.6 / 31.6 / 35.1 / 37.6 dB - four discrete, resistor-free gain options for precise sensitivity matching
THD+N	0.1% @ 1 W, 1 kHz - low distortion preserves audio fidelity at mid-level listening volumes
Switching frequency	290–330 kHz (internal); 250–400 kHz (external sync) - allows EMI-optimized LC filter design and multi-device clock alignment
Diagnostic output	Open-drain DIAG (pin 28) - signals active protection events (OCP, OTP, OVP, UVP) for system-level fault logging

Pinout & Package

Package: PowerSSO-36 EPU (exposed pad up), thermally optimized for direct heatsink attachment via EP pad connected to ground. Thermal resistance junction-to-case is 2–3 °C/W.

Pin/Terminal	Circuit Role	Design Meaning
1 SUB_GND	Frame ground	Connects to chassis/mounting frame to reduce mechanical noise coupling
2,3 OUTPB	Right channel BTL positive PWM	Drives speaker+ terminal via LC filter; requires external 22 µH inductor
4,5 PGNDB	Right channel power ground	Low-inductance return path for right channel power stage; must be star-connected
6,7 PVCCB	Right channel supply rail	Accepts 14–36 V; decoupled locally with ≥2200 µF bulk + 100 nF ceramic
8,9 OUTNB	Right channel BTL negative PWM	Complementary to OUTPB; forms full-bridge output with 180° phase shift
10,11 OUTNA	Left channel BTL negative PWM	Complementary output for left channel; matched timing to OUTPA
12,13 PVCCA	Left channel supply rail	Independent supply input; allows separate filtering from PVCCB
14,15 PGNDA	Left channel power ground	Dedicated ground return for left channel; prevents crosstalk via shared impedance
16,17 OUTPA	Left channel BTL positive PWM	Primary drive output for left speaker+; synchronized with OUTNA
18 PGND	Common power stage ground	Reference for all power transistors; connects to exposed pad (EP)
19 VDDPW	3.3 V power-stage regulator output	Supplies gate drivers; requires 1 µF local decoupling
20 STBY	Standby control input	Active-low; pulls below 0.5 V to enter ultra-low-Iq (<10 µA) shutdown mode
21 MUTE	Mute control input	Active-low; forces 50% duty cycle on all PWM outputs to eliminate pop/click
22 INPA / 23 INNA	Left channel differential input	60 kΩ input impedance; accepts balanced or single-ended (with AC coupling)
24 ROSC	Oscillator timing resistor	Connects to 39 kΩ for 310 kHz nominal switching frequency
25 SYNCLK	Sync clock I/O	Configured as output (master) or input (slave) for multi-amplifier synchronization
26 VDDS	3.3 V signal-block regulator output	Powers internal logic and analog blocks; decoupled with 100 nF capacitor
27 SGND	Signal ground	Separate from PGND to minimize digital noise injection into analog path
28 DIAG	Open-drain diagnostic output	Sinks current when any protection activates; requires external pull-up to ≤36 V
29 SVR	Supply voltage rejection monitor	Provides real-time feedback of PSRR performance for system diagnostics
30 GAIN0 / 31 GAIN1	Gain configuration inputs	Logic-level inputs selecting one of four closed-loop gains (L/L = 25.6 dB)
32 INPB / 33 INNB	Right channel differential input	Matched to INPA/INNA; supports independent source routing per channel
34 VREF	Half-VDDS reference	Stable 1.65 V bias for differential input common-mode level setting
35 SVCC	Signal power supply decoupling	Input for 10 µF low-ESR capacitor to stabilize internal analog/digital supplies
36 VSS	3.3 V regulator output referenced to PVCC	Used for level-shifting interfaces; not intended as general-purpose supply
EP (exposed pad)	Thermal pad	Must be soldered to PCB copper pour connected to PGND for thermal conduction to heatsink

Key Features

Feature	Design Value
Dual BTL Class-D architecture	Enables 80 W/channel into 6 Ω with <1% THD at 1 W, eliminating need for bulky linear heatsinks
Four-pin-selectable gain	Eliminates external feedback resistors; supports 25.6–37.6 dB gain without layout changes
External clock synchronization	Prevents beat frequencies in multi-amplifier systems via SYNCLK daisy-chaining
Integrated protection suite	Combines overcurrent (6 A), thermal (150 °C shutdown), overvoltage (43 V), and undervoltage (8 V) detection
Differential input stage	60 kΩ input impedance with >70 dB crosstalk rejection enables noise-immune connection to DACs or preamps
Diagnostic open-drain output	Allows microcontroller polling of fault status without additional ADC or logic circuitry

Applications

Active Stereo Speaker

Home Theater Soundbar

Use Scenario: Compact 2.0 speaker with built-in DSP and Bluetooth receiver requiring high-output, low-heat amplification.

IC Role / Device Role / Timing Role: Dual-channel Class-D amplifier driving left/right woofers and tweeters via passive crossover networks.

Use Value: 90% efficiency enables sealed enclosure design without ventilation; 80 W/channel drives 90 dB/W/m transducers to >105 dB SPL peak.

Use Scenario: Slim-profile soundbar integrating 6–8 drivers with beamforming DSP and HDMI ARC interface.

IC Role / Device Role / Timing Role: Primary stereo power stage for front left/right channels; synchronized via SYNCLK to secondary TDA7498L for center/subwoofer expansion.

Use Value: Single 24 V rail powers all channels; differential inputs reject noise from adjacent digital circuitry; DIAG pin reports thermal throttling to host MCU.

Powered Studio Monitor

Multi-Zone Audio Distribution

Use Scenario: Bi-amplified nearfield monitor with separate LF/HF sections and analog XLR inputs.

IC Role / Device Role / Timing Role: Left/right channel amplifier with independent gain settings (GAIN0/GAIN1) to match driver sensitivity between woofer and tweeter paths.

Use Value: Four fixed gains allow precise acoustic tuning without trimming pots; 0.1% THD preserves transient detail critical for mixing accuracy.

Use Scenario: Commercial audio matrix distributing line-level signals to 4–6 zones with local volume control and EQ.

IC Role / Device Role / Timing Role: Zone-specific amplifier enabling simultaneous playback of different sources; STBY/MUTE pins controlled via RS-485 bus for centralized mute scheduling.

Use Value: Standby current <10 µA permits always-on readiness; thermal protection prevents failure during extended background music operation.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel Class-D audio amplifier applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
TAS5634PHDR	Higher 125 W/channel output; 32-pin HTSSOP; requires external bootstrap capacitors	Better suited for 4 Ω loads and higher ambient temperatures (>85 °C)	Select when >100 W/channel or industrial temperature range required; adds complexity in layout and BOM
MAX98357AETE+T	3.3 V I²S-input Class-D; 3.2 W into 8 Ω; 16-pin QFN; no analog inputs or gain pins	Targeted at space-constrained consumer electronics with digital audio sources	Choose only for I²S-based designs needing minimal footprint; lacks analog interface, diagnostics, and high-power capability

Compared with TAS5634PHDR and MAX98357AETE+T, the TDA7498LTR uniquely balances high analog-input power (80 W), integrated diagnostics, flexible gain control, and thermal robustness in a single-supply 36-pin package-making it optimal for professional active speaker and soundbar platforms where analog integration and reliability are prioritized over digital interface or ultra-miniaturization.

Availability

TDA7498LTR is available at Aetrix Electronics and suitable for active speaker systems, home theater soundbars, and powered studio monitors requiring stable component supply, long-lifecycle support, and consistent thermal performance across production batches.

Supply support for TDA7498LTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

STMicroelectronics is a global semiconductor leader headquartered in Geneva, Switzerland, specializing in automotive, industrial, and power management ICs with strong analog and mixed-signal expertise.

The TDA7498LTR belongs to ST's high-power audio amplifier product line, engineered specifically for cost-sensitive yet performance-demanding consumer and pro-audio applications where efficiency, thermal resilience, and analog interface flexibility are critical.

FAQ

What is the minimum recommended LC filter cutoff frequency for TDA7498LTR?

The LC filter cutoff frequency must exceed 22 kHz and remain significantly below the switching frequency (250–400 kHz). For 6 Ω loads, ST recommends 22 µH inductors and 470 nF capacitors yielding ~27 kHz cutoff; for 8 Ω, use 22 µH and 680 nF. This ensures ultrasonic content is attenuated while preserving full audio bandwidth.

How does the DIAG pin indicate specific fault conditions?

The DIAG pin is an open-drain output that goes high-impedance (pull-up required) during any active protection event-overcurrent, thermal overload, overvoltage, or undervoltage. It does not encode fault type; system-level firmware must correlate DIAG assertion with real-time monitoring of VCC, temperature sensors, and load current to isolate root cause.

Can TDA7498LTR operate with a 12 V supply?

No. The absolute minimum recommended supply voltage is 14 V per Table 4 (Recommended operating conditions), and the device will activate undervoltage protection below 8 V. At 12 V, the amplifier cannot deliver rated output power and may enter UVP lockout or exhibit unstable operation.

Is the exposed pad (EP) electrically connected internally?

Yes-the exposed pad is internally connected to PGND (pin 18) and must be soldered to a PCB copper area tied to the power ground plane. This connection provides both electrical grounding and primary thermal conduction path to an external heatsink; floating or isolated EP compromises safety, EMC, and thermal performance.

TDA7498LTR Specifications

Product attributes: Attribute value

Manufacturer:: STMicroelectronics

Series:: -

Package/Case:: 36-PowerFSOP (0.295", 7.50mm Width)

Packaging:: Tape & Reel (TR)

Product Status:: Active

Type:: Class D

Output Type:: 2-Channel (Stereo)

Max Output Power x Channels @ Load:: 80W x 2 @ 6Ohm

Voltage - Supply:: 14V ~ 36V

Features:: Differential Inputs, Mute, Short-Circuit and Thermal Protection, Standby

Mounting Type:: Surface Mount

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Supplier Device Package:: PowerSSO-36 EPU

TDA7498LTR FAQ

1.How can I place an order for TDA7498LTR through Aetrix?

Please submit a Request for Quotation (RFQ) for TDA7498LTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for TDA7498LTR reliable?

The price and inventory of TDA7498LTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TDA7498LTR is usually 5 days.

3.What payment methods are accepted for TDA7498LTR?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TDA7498LTR transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for TDA7498LTR?

TDA7498LTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your TDA7498LTR order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for TDA7498LTR?

For technical support, including TDA7498LTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TDA7498LTR requirements.

6.How does Aetrix verify that TDA7498LTR is sourced from the original manufacturer or authorized distributors?

All TDA7498LTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TDA7498LTR meets industry standards.

7.What is the process for return or replacement of TDA7498LTR?

All TDA7498LTR units undergo pre-shipment inspection (PSI). If there is an issue with TDA7498LTR, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The TDA7498LTR part is unused and in its original packaging.

Return procedure for TDA7498LTR:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-08 Obsolete Electronic Components: How to Source and Evaluate Replacements

A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…