Texas Instruments TPS2147IDGQ
- Part No.:
- TPS2147IDGQ
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 10-PowerTFSOP, 10-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
TPS2147IDGQ.pdf
- Description:
- IC 3.3V LDO/DUAL SWITCH 10-MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,927
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2147IDGQ from Texas Instruments is a dual-channel power-distribution switch with integrated 3.3-V/200-mA fixed-output LDO, configured as two independent high-side N-channel MOSFETs (340-mΩ typical RDS(on)) and an LDO sharing VIN/SWIN1 input. It delivers 150 mA per switch output and 200 mA LDO output across 2.9–5.5 V input, with independent thermal/short-circuit protection and active-low enable inputs - used in USB-powered hubs and portable electronics for segmented power control.
For engineers reviewing the TPS2147IDGQ datasheet, TPS2147IDGQ pinout, TPS2147IDGQ application, or TPS2147IDGQ equivalent, this page provides verified functional identity, confirmed MSOP-10 package mapping, validated 10-pin terminal roles, exact LDO output voltage (3.3 V ±3%), and real-world overcurrent timing (5.5 ms OC assertion delay) - all extracted from TI SLVS333 (August 2001).
Technical Context
The TPS2147IDGQ integrates two independently enabled high-side N-channel MOSFET switches and a fixed 3.3-V LDO sharing the VIN/SWIN1 supply rail. Each switch features internal current sensing, transient-filtered open-drain OC flags, and independent thermal shutdown (120°C first trip, 155°C full shutdown). The LDO uses no external feedback components and exhibits 0.35-V dropout at 200 mA.
Its enable logic is CMOS/TTL-compatible with active-low EN1/EN2 and no LDO_EN pin (unlike TPS2145), confirming fixed-LDO-only operation. Undervoltage lockout (2.2–2.85 V threshold) applies to both VIN/SWIN1 and SWIN2 inputs, and the internal charge pump eliminates external gate-drive components while controlling switch rise/fall times.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.9 V to 5.5 V - supports USB 2.0 bus-powered operation and single-supply 3.3-V/5-V system rails. |
| Switch RDS(on) (TYP) | 340 mΩ at 25°C - enables ≤150 mA continuous output per channel with <51 mV conduction loss at 150 mA. |
| LDO Output Voltage | 3.3 V ±3% (3.20–3.40 V) - factory-trimmed fixed output; no external resistors required. |
| LDO Dropout Voltage | 0.35 V at 200 mA - allows regulation down to 3.65 V input, supporting low-headroom 3.3-V systems. |
| OC Assertion Delay | 5.5 ms - filters transient inrush, preventing false trips during hot-plug capacitor charging. |
| Thermal Shutdown Threshold | 120°C (per switch), 155°C (full device) - enables fault-isolation without cascading shutdown of healthy channels. |
| Supply Current (TYP) | 75 µA - ultra-low quiescent draw suitable for battery-backed or always-on power management. |
Pinout & Package
TPS2147IDGQ is housed in a 10-pin MSOP (DGQ) package with exposed thermal pad (PowerPAD™), rated for −40°C to 85°C ambient operation. Pin 1 is OUT1; pin 10 is GND. No NC pins present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT1 (Pin 1) | Switch 1 output | High-side switched 150-mA output; isolated from input when disabled; open-drain OC1 flag monitors overcurrent. |
| VIN/SWIN1 (Pin 2) | LDO + Switch 1 input | Shared input rail for 3.3-V LDO and first power switch; must be ≥2.9 V for UVLO release. |
| SWIN2 (Pin 3) | Switch 2 input | Dedicated input for second 150-mA high-side switch; independently regulated by its own UVLO circuit. |
| LDO_OUT (Pin 4) | LDO output | Fixed 3.3-V/200-mA regulated output; requires ≥4.7 µF output capacitor with 200 mΩ–10 Ω ESR. |
| OUT2 (Pin 5) | Switch 2 output | Second independent high-side output; OC2 flag asserts on overcurrent; no LDO_EN pin confirms fixed-LDO-only variant. |
| EN1 (Pin 6) | Switch 1 enable | Active-low logic input; TTL/CMOS compatible; pulls up internally; disables OUT1 when high. |
| EN2 (Pin 7) | Switch 2 enable | Active-low logic input; independent control of OUT2; no shared enable logic with LDO or other switch. |
| OC1 (Pin 8) | Overcurrent flag 1 | Open-drain status output; sinks ≥1 mA when OUT1 exceeds current limit; requires external pull-up. |
| OC2 (Pin 9) | Overcurrent flag 2 | Open-drain status output; independent monitoring of OUT2; deasserts after fault removal and thermal recovery. |
| GND (Pin 10) | Ground reference | Common return for LDO, switches, and logic; PowerPAD™ connects to PCB ground plane for thermal dissipation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent high-side switches | Each delivers 150 mA with 340-mΩ RDS(on); enables power segmentation without cross-talk or shared failure modes. |
| Integrated 3.3-V/200-mA LDO | Fixed output, 0.35-V dropout, no external feedback - reduces BOM count and layout area versus discrete LDO + switches. |
| Transient-filtered overcurrent detection | 5.5-ms OC assertion delay eliminates false triggers from capacitive inrush, removing need for external RC filters. |
| Per-switch thermal protection | 120°C trip with 10°C hysteresis isolates faulty channel only - maintains operation of healthy switch and LDO. |
| UVLO on both inputs | 2.2–2.85 V threshold with 260-mV hysteresis on VIN/SWIN1 and SWIN2 prevents erratic switching during brownout. |
Applications
| USB Bus-Powered Hub | Portable Audio Device |
|---|---|
|
Use Scenario: Powering multiple downstream USB peripherals (keyboards, speakers, zip drives) from a single upstream USB port. IC Role / Device Role / Timing Role: Dual-switch + LDO provides independent 5-V switched rails and clean 3.3-V core logic supply, meeting USB 2.0 hub power architecture requirements. Use Value: Eliminates need for separate load switches and LDO ICs - saves >60% board space versus discrete implementation. |
Use Scenario: Managing power domains in battery-operated headsets or portable speakers with mixed-voltage subsystems. IC Role / Device Role / Timing Role: High-side switches isolate speaker drivers and Bluetooth radio; LDO powers DSP core at stable 3.3 V. Use Value: Independent enable/disable sequencing prevents backfeed and ensures safe power-up/down of analog and digital sections. |
| DSP Core/I/O Sequencing | Industrial Handheld Terminal |
|
Use Scenario: Controlling power delivery to DSP core and I/O interfaces where voltage sequencing is critical to avoid latch-up. IC Role / Device Role / Timing Role: LDO supplies 3.3-V core; switches deliver 5-V I/O - each enabled separately via EN1/EN2 for precise timing control. Use Value: Enables programmable startup order (e.g., core before I/O) using simple GPIO signals - no external timing circuitry needed. |
Use Scenario: Powering barcode scanner module, display backlight, and MCU in rugged handheld terminals with limited PCB area. IC Role / Device Role / Timing Role: Switches drive high-current peripherals; LDO feeds low-noise MCU supply; OC flags feed host microcontroller for fault logging. Use Value: Integrated overcurrent and thermal protection replaces discrete sense resistors and comparators - improves reliability in field-deployed units. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-switch + fixed-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2157IDGQ | Same MSOP-10 package and pinout, but with active-high EN1/EN2 inputs instead of active-low. | Requires inverted enable logic; unsuitable where existing firmware relies on active-low signaling without level-shifting. | Select TPS2157IDGQ only if system-level control signals are active-high and timing margins allow same turnon/turnoff behavior. |
| TPS2145IPWP | TSSOP-14 package; adjustable LDO (1–3.3 V) with LDO_ADJ and LDO_EN pins; includes LDO enable functionality absent in TPS2147IDGQ. | Supports variable-core-voltage designs; larger footprint; requires external resistor divider for non-3.3-V outputs. | Choose TPS2145IPWP when flexible LDO output or independent LDO enable is required - not a drop-in replacement for TPS2147IDGQ. |
Compared with TPS2147IDGQ, TPS2157IDGQ offers identical power performance but inverted enable polarity, while TPS2145IPWP adds LDO adjustability at the cost of larger size and extra pins - neither is pin-compatible, but both serve adjacent design needs within the same family.
Availability
TPS2147IDGQ is available at Aetrix Electronics and suitable for USB peripheral power management, portable audio subsystems, DSP voltage sequencing, and industrial handheld terminals requiring stable component supply and long-term lifecycle support.
Supply support for TPS2147IDGQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power solutions.
The TPS214x family was designed specifically for compact, multi-rail power distribution in USB and portable electronics - integrating switches and LDOs to reduce board space, simplify design, and improve fault resilience.
FAQ
What is the maximum continuous output current per switch in the TPS2147IDGQ?
The TPS2147IDGQ supports 150 mA continuous output current per switch (OUT1 and OUT2) under recommended operating conditions. This rating is specified with internal current limiting set between 200 mA and 400 mA, and thermal protection activates at 120°C junction temperature to prevent damage during sustained overload. The TPS2147IDGQ datasheet confirms this value in the "Recommended Operating Conditions" table on page 3.
Does the TPS2147IDGQ include an enable input for the LDO?
No, the TPS2147IDGQ does not have an LDO enable input. Unlike the TPS2145 (adjustable LDO version), the TPS2147IDGQ implements a fixed 3.3-V LDO that operates whenever VIN/SWIN1 is within specification and is not gated by any external signal. This is confirmed by the absence of LDO_EN and LDO_ADJ pins in the DGQ-10 pinout and the functional block diagram on page 8 of the SLVS333 datasheet.
What package type and thermal features does the TPS2147IDGQ use?
The TPS2147IDGQ is packaged in a 10-pin MSOP (DGQ) with PowerPAD™ - an exposed thermal pad on the underside that must be soldered to a PCB ground plane for effective heat dissipation. Its thermal characteristics include dual-threshold shutdown: 120°C per switch (isolated trip) and 155°C full-device shutdown, with 10°C hysteresis for automatic recovery. The MSOP-10 power rating is 1293.1 mW at 25°C, derating linearly above that temperature.
Can the TPS2147IDGQ be used in USB 2.0 bus-powered hub designs?
Yes, the TPS2147IDGQ is explicitly designed for USB 2.0 bus-powered hub applications, as stated in the "Applications" section of the SLVS333 datasheet. Its 2.9–5.5 V input range matches USB's 4.75–5.25 V spec (with margin), dual-switch architecture supports independent port power control, and integrated LDO supplies clean 3.3-V logic. The device meets USB power delivery timing and fault-isolation requirements without external components.
What is the purpose of the OC1 and OC2 pins on the TPS2147IDGQ?
The OC1 and OC2 pins on the TPS2147IDGQ are open-drain overcurrent status flags tied to OUT1 and OUT2 respectively. They assert low (sink ≥1 mA) when their corresponding switch exceeds the current-limit threshold, with a 5.5-ms delay to reject transient inrush. These pins provide direct fault visibility to a host microcontroller and require external pull-up resistors. Their independence enables per-port fault diagnosis in multi-peripheral systems like USB hubs.
TPS2147IDGQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 10-PowerTFSOP, 10-MSOP (0.118", 3.00mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Applications:
- USB, Peripherals
- Current - Supply:
- 75µA
- Voltage - Supply:
- 2.9V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-HVSSOP
TPS2147IDGQ FAQ
1.How can I place an order for TPS2147IDGQ through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2147IDGQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2147IDGQ reliable?
The price and inventory of TPS2147IDGQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2147IDGQ is usually 5 days.
3.What payment methods are accepted for TPS2147IDGQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2147IDGQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2147IDGQ?
TPS2147IDGQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2147IDGQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2147IDGQ?
For technical support, including TPS2147IDGQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2147IDGQ requirements.
6.How does Aetrix verify that TPS2147IDGQ is sourced from the original manufacturer or authorized distributors?
All TPS2147IDGQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2147IDGQ meets industry standards.
7.What is the process for return or replacement of TPS2147IDGQ?
All TPS2147IDGQ units undergo pre-shipment inspection (PSI). If there is an issue with TPS2147IDGQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2147IDGQ part is unused and in its original packaging.
Return procedure for TPS2147IDGQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2147IDGQ Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

