Texas Instruments TPS2155IPWP
- Part No.:
- TPS2155IPWP
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS2155IPWP.pdf
- Description:
- IC ADJ LDO/DUAL SWITCH 14-HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,663
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2155IPWP from Texas Instruments is a dual-channel high-side power-distribution switch with integrated 3.3-V fixed-output LDO regulator, featuring two 340-mΩ (typ.) N-channel MOSFETs, independent thermal/short-circuit protection per channel, and active-high enable inputs. It delivers up to 200 mA from the LDO and 150 mA per switch, operating across 2.9 V–5.5 V input range, and is designed for USB 2.0 bus-powered hub power segmentation.
For engineers reviewing the TPS2155IPWP datasheet, TPS2155IPWP pinout, TPS2155IPWP application, or TPS2155IPWP equivalent, this device supports precise power sequencing in DSP systems, fault-isolated peripheral powering in portable electronics, and compact dual-switch + LDO integration where board space and independent overcurrent monitoring are critical.
Technical Context
The TPS2155IPWP integrates two independently controlled high-side N-channel MOSFET switches and a fixed 3.3-V LDO in a single TSSOP-14 PowerPAD package. Each switch features internal charge-pump gate drive enabling fast turn-on/turn-off (0.1–6 ms) and low inrush current, while the LDO provides regulated output with 0.35-V dropout at 200 mA.
It implements dual-threshold thermal shutdown (120°C first trip, 155°C second trip), open-drain overcurrent flags (OC1/OC2) with 5.5-ms assertion delay, and undervoltage lockout (2.2–2.85 V threshold) on both VIN/SWIN1 and SWIN2 inputs - all without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.9 V to 5.5 V - supports direct connection to USB 5-V bus or 3.3-V system rails with margin. |
| LDO Output | Fixed 3.3 V ±3% at 200 mA - meets USB peripheral core voltage requirements with <0.4% load regulation. |
| Switch RDS(on) | 340 mΩ (typ.) at 25°C - enables ≤0.15-V drop at 150 mA per channel, minimizing heat generation. |
| Overcurrent Limit | 200–400 mA per switch - programmable via internal sense FET; holds constant current during faults instead of hard shutdown. |
| Enable Logic | Active-high EN1/EN2 and LDO_EN - compatible with 3-V/5-V CMOS/TTL logic; eliminates need for level-shifting. |
| Thermal Protection | Dual-threshold: 120°C (per-switch shutdown), 155°C (full-device shutdown) - isolates faults without disrupting adjacent channels. |
| Package | TSSOP-14 with PowerPAD - thermally enhanced footprint supporting >400 mW dissipation at 70°C ambient. |
Pinout & Package
TSSOP-14 (PWP) package with exposed thermal pad (PowerPAD™); 5.0 mm × 4.4 mm footprint, 1.2 mm height, lead pitch 0.65 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| OUT1 (Pin 1) | Switch 1 output | High-side switched 2.9–5.5 V output; rated for 150 mA continuous, protected by OC1 flag and thermal shutdown. |
| VIN/SWIN1 (Pin 2) | LDO + Switch 1 input | Primary supply input for LDO and OUT1; enables UVLO (2.2–2.85 V) and powers internal charge pump. |
| SWIN2 (Pin 3) | Switch 2 input | Independent input for OUT2; supports separate rail sourcing (e.g., battery vs. USB) with its own UVLO. |
| LDO_OUT (Pin 4) | LDO regulated output | Fixed 3.3-V output; supplies 200 mA with 0.35-V dropout; requires ≥4.7 µF output capacitor for stability. |
| OUT2 (Pin 5) | Switch 2 output | Second high-side switched output; identical specs to OUT1, fully isolated with independent EN2 and OC2. |
| NC (Pins 6, 9) | No internal connection | Unbonded pins; must be left floating or grounded per layout best practices - no electrical function. |
| LDO_ADJ (Pin 7) | Adjustable LDO feedback | Not used in TPS2155IPWP (fixed 3.3-V version); reserved for TPS2145/55 adjustable variants only. |
| EN1 (Pin 14) | Switch 1 enable | Active-high logic input; drives OUT1 when high (VIH ≥2 V); pulls down 5 µA max when high. |
| EN2 (Pin 13) | Switch 2 enable | Active-high logic input; independent control of OUT2; same VIH/VIL thresholds as EN1. |
| OC1 (Pin 12) | Switch 1 overcurrent flag | Open-drain output asserted low during overcurrent; includes internal transient filter to suppress false triggers from capacitive inrush. |
| OC2 (Pin 11) | Switch 2 overcurrent flag | Open-drain output asserted low during overcurrent; electrically isolated from OC1 for independent fault reporting. |
| LDO_EN (Pin 10) | LDO enable | Active-high input controlling LDO operation; allows LDO to be sequenced separately from switches. |
| GND (Pin 8) | Power and signal ground | Common reference for all circuits; connects to PowerPAD for optimal thermal performance. |
Key Features
| Feature | Design Value |
|---|---|
| Independent per-channel protection | Each switch and LDO has dedicated thermal sensing and short-circuit current limiting - prevents single-point failure from disabling entire power tree. |
| Integrated charge-pump gate drive | Eliminates need for external bootstrap components; ensures fast, controlled MOSFET switching (0.1–12 ms timing) with minimal voltage overshoot. |
| Transient-filtered OC flags | Internal deglitching (5.5 ms assert / 10.5 ms deassert) rejects false triggers from hot-plug inrush - avoids unnecessary system interrupts. |
| UVLO on dual inputs | Separate undervoltage lockout on VIN/SWIN1 and SWIN2 prevents erratic behavior when either input sags below 2.2 V during brownout events. |
| PowerPAD thermal enhancement | Exposed die-pad in TSSOP-14 package reduces θJA to 26.6 °C/W - sustains 400 mW dissipation at 85°C ambient without derating. |
Applications
| USB 2.0 Bus-Powered Hub | DSP Core/I/O Voltage Sequencing |
|---|---|
|
Use Scenario: Powering downstream USB peripherals (keyboards, speakers, zip drives) from a single upstream 5-V bus without violating USB current limits. IC Role / Device Role / Timing Role: Dual high-side switch isolates each port's current path; LDO supplies clean 3.3-V core voltage to hub controller IC. Use Value: Enables per-port overcurrent detection (OC1/OC2) and automatic fault isolation - maintains hub functionality even if one port shorts. |
Use Scenario: Sequencing 3.3-V I/O and 1.8-V core rails in TI C6000 DSPs where core must power up after I/O to prevent latch-up. IC Role / Device Role / Timing Role: TPS2155IPWP's independent EN1/EN2/LDO_EN allows staggered activation: EN1 → OUT1 (I/O), then LDO_EN → LDO_OUT (core), then EN2 → OUT2 (auxiliary). Use Value: Eliminates need for discrete sequencing ICs or RC delays - reduces BOM count and layout area by 60% vs. discrete solutions. |
| Portable PDA Power Segmentation | Industrial USB Peripheral Module |
|
Use Scenario: Managing power to display backlight, SD card slot, and audio codec in handheld PDAs using shared battery and USB inputs. IC Role / Device Role / Timing Role: SWIN2 accepts battery (3.3 V), VIN/SWIN1 accepts USB (5 V); OUT1 powers display, OUT2 powers SD slot, LDO_OUT powers codec. Use Value: Independent thermal shutdown per channel prevents display blackout when SD card insertion causes momentary overload. |
Use Scenario: Providing robust, field-serviceable power to industrial USB devices (e.g., barcode scanners, PLC interface dongles) deployed in harsh environments. IC Role / Device Role / Timing Role: Dual switches deliver redundant 5-V outputs to separate USB ports; LDO_OUT powers local microcontroller with noise immunity. Use Value: OC1/OC2 flags feed directly to host MCU for real-time fault logging; UVLO prevents malfunction during 12-V-to-5-V converter sag. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-switch + LDO power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2145IPWP | Adjustable LDO (1 V–3.3 V) with LDO_ADJ pin; active-low EN1/EN2; same TSSOP-14 package. | Required when variable core voltage or non-3.3-V LDO output is needed; incompatible with active-high logic interfaces. | Select TPS2145IPWP only if adjustable output and active-low enables match system architecture - not a drop-in replacement. |
| TPS2157IDGQ | MSOP-10 package; fixed 3.3-V LDO; active-high EN1/EN2; no LDO_ADJ or NC pins; smaller footprint (3.0 × 3.0 mm). | Suitable for space-constrained designs where dual-switch + LDO integration is needed but TSSOP-14 is too large. | Choose TPS2157IDGQ when PCB area is critical and thermal dissipation <517 mW suffices - requires PCB redesign due to different pinout and package. |
Compared with TPS2155IPWP, TPS2145IPWP offers voltage flexibility at the cost of enable polarity compatibility, while TPS2157IDGQ trades thermal performance and pin count for compactness - neither is pin-compatible, but both serve overlapping power-segmentation use cases.
Availability
TPS2155IPWP is available at Aetrix Electronics and suitable for USB hub design, DSP power sequencing, and portable electronics requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS2155IPWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power distribution solutions.
The TPS21xx family was engineered specifically for USB-compliant power segmentation and DSP voltage sequencing - integrating dual switches, LDOs, and intelligent protection in minimal footprint to replace multi-component discrete designs.
FAQ
What is the maximum continuous output current per switch in the TPS2155IPWP?
The TPS2155IPWP supports 150 mA continuous output current per switch (OUT1 and OUT2) under recommended operating conditions. This rating assumes proper thermal management - at 70°C ambient, the TSSOP-14 PowerPAD package sustains 517 mW total dissipation, which corresponds to ~150 mA per switch at 340 mΩ RDS(on). Exceeding this requires verifying junction temperature using Equation (6) from the datasheet.
Does the TPS2155IPWP require external components for basic operation?
No, the TPS2155IPWP operates without external components for core functionality: the internal charge pump eliminates bootstrap capacitors, and UVLO/thermal/overcurrent protections are fully integrated. However, external capacitors are required for stability - 4.7 µF on LDO_OUT (ESR 200 mΩ–10 Ω), and 0.01–0.1 µF ceramic bypass caps on VIN/SWIN1 and SWIN2 - as specified in Section 15 of the SLVS333 datasheet.
How does the overcurrent protection behave during a short circuit on OUT1?
When a short occurs on OUT1, the TPS2155IPWP's sense FET detects rising current and transitions the MOSFET into constant-current mode at 200–400 mA (depending on temperature/voltage). OC1 asserts low after 5.5 ms, and the switch remains active - it does not latch off. If the fault persists, junction temperature rises to ~120°C, triggering per-switch thermal shutdown; recovery occurs after cooling ~10°C.
Can the TPS2155IPWP be used with a 3.3-V-only input supply?
Yes, the TPS2155IPWP operates with input voltages as low as 2.9 V, making it compatible with regulated 3.3-V supplies. At 3.3 V input, the LDO maintains 3.3-V output with 0.35-V dropout (i.e., functional down to 3.65-V input), but the switches will deliver ~3.3 V minus I×RDS(on) drop. For full 3.3-V LDO regulation, ensure VIN/SWIN1 ≥3.65 V; otherwise, LDO output drops proportionally.
What is the purpose of the NC pins (6 and 9) on the TPS2155IPWP?
Pins 6 and 9 on the TPS2155IPWP are designated NC (No Connection) - they have no internal bond wire or circuit connection. Per TI's datasheet guidance, these pins may be left unconnected, tied to GND, or routed as unused copper; they serve no electrical function and must not be used for thermal relief or signal routing. Their presence is due to package commonality with adjustable variants (TPS2145/55).
TPS2155IPWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Applications:
- USB, Peripherals
- Current - Supply:
- 75µA
- Voltage - Supply:
- 2.9V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-HTSSOP
TPS2155IPWP FAQ
1.How can I place an order for TPS2155IPWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2155IPWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2155IPWP reliable?
The price and inventory of TPS2155IPWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2155IPWP is usually 5 days.
3.What payment methods are accepted for TPS2155IPWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2155IPWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2155IPWP?
TPS2155IPWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2155IPWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2155IPWP?
For technical support, including TPS2155IPWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2155IPWP requirements.
6.How does Aetrix verify that TPS2155IPWP is sourced from the original manufacturer or authorized distributors?
All TPS2155IPWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2155IPWP meets industry standards.
7.What is the process for return or replacement of TPS2155IPWP?
All TPS2155IPWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS2155IPWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2155IPWP part is unused and in its original packaging.
Return procedure for TPS2155IPWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2155IPWP Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

