Texas Instruments TPS23754PWP
- Part No.:
- TPS23754PWP
- Manufacturer:
- Texas Instruments
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS23754PWP.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 20HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:11,601
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS23754PWP from Texas Instruments is an IEEE 802.3at Type 2 Powered Device (PD) interface and current-mode DC-DC controller integrated in a single HTSSOP-20 package. It delivers up to 30 W input power, features a 15-V converter start-up threshold, integrates a 0.5-Ω hotswap MOSFET, and supports isolated flyback and active-clamp forward topologies for PoE-powered security cameras and VoIP telephones.
For engineers reviewing the TPS23754PWP datasheet, TPS23754PWP pinout, TPS23754PWP application, or TPS23754PWP equivalent, this page provides verified technical context, confirmed pin functions, real-world application mappings, and validated alternative options for PoE PD design with dual gate drive and hardware classification support.
Technical Context
The TPS23754PWP implements a complete IEEE 802.3at Type 2 PD interface with detection, classification, and extended hardware classification flag (T2P), plus a current-mode DC-DC controller with two complementary gate drivers (GATE and GAT2), programmable dead time (via DT pin), and synchronized oscillator (FRS pin). Its VC UVLO is 15 V (±0.7 V), and it supports adapter ORing via APD/PPD control logic.
It integrates a robust 100-V, 0.5-Ω internal hotswap MOSFET with 825 mA continuous RTN current rating, thermal shutdown at 145 °C, and programmable blanking (BLNK) and switching frequency (FRS) - all optimized for isolated converter designs requiring high efficiency and PoE compliance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Power Support | Up to 30 W input per IEEE 802.3at Type 2, enabling high-power PDs like multiband access points. |
| VC UVLO Threshold | 15 V (±0.7 V) rising - defines minimum bias voltage required to enable DC-DC converter operation. |
| Hotswap MOSFET RDS(on) | 0.43 Ω typical - limits conduction loss and thermal rise under 825 mA continuous load. |
| Switching Frequency Range | 50–937 kHz (programmable via FRS resistor) - allows optimization for transformer size, efficiency, and EMI. |
| Gate Drive Capability | GATE/GAT2 sink/source ≥0.7 A/0.6 A - sufficient to drive external MOSFETs in active-clamp or synchronous rectifier configurations. |
| Operating Junction Temp | –40 °C to 125 °C - qualified for industrial and outdoor PoE applications including security cameras. |
| Package | HTSSOP-20 (6.5 mm × 4.4 mm) with PowerPAD™ - enables high thermal dissipation in compact layouts. |
Pinout & Package
TPS23754PWP uses the industry-standard HTSSOP-20 (PWP) package with exposed thermal pad (PAD = VSS) for enhanced heat transfer. Pin functions are electrically validated per TI SLVS885I Rev I datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CTL | PWM control loop input | Accepts optocoupler feedback signal; 1.5 V threshold disables PWM when pulled low. |
| GATE | Main MOSFET gate driver output | Drives primary-side switch in flyback/forward converters; 0.7 A sink capability ensures fast turn-off. |
| GAT2 | Secondary MOSFET gate driver output | Complementary to GATE; configurable via DT pin for active-clamp or synchronous rectification. |
| CS | Current-sense input | Monitors MOSFET current with 0.55 V threshold and internal slope compensation (120–185 mV). |
| VC | Controller bias supply | 15 V UVLO start-up rail; requires ≥0.47 µF ceramic capacitor to ARTN for stable operation. |
| T2P | Type 2 classification indicator | Active-low open-drain output signaling successful IEEE 802.3at Type 2 hardware classification. |
| APD | Adapter preference control | Raising VAPD–VARTN >1.5 V disables hotswap and forces external adapter power path. |
| PPD | Power present detection | Enables hotswap MOSFET and activates T2P when VPPD–VVSS exceeds 1.55 V (UVLO disable mode). |
| CLS | Classification current programming | Resistor-to-VSS sets IEEE class current (e.g., 1270 Ω = 2.1 mA for Class 4). |
| DEN | Detection signature input | 24.9 kΩ to VDD generates IEEE-compliant 10–20 mA detection signature. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 802.3at Type 2 Classification | Hardware-based classification with T2P flag and programmable CLS resistor - eliminates software dependency and ensures PSE interoperability. |
| Dual Complementary Gate Drivers | GATE + GAT2 with programmable dead time (via DT pin) - enables precise timing control for active-clamp forward converters without external logic. |
| Adapter ORing Logic | APD/PPD pins implement priority selection between PoE and external adapter - supports failover and hybrid power architectures. |
| Programmable Blanking | BLNK pin accepts resistor to ARTN for accurate current-sense blanking period - reduces need for external RC filters and improves noise immunity. |
| Robust Hotswap Protection | 100-V rated internal MOSFET with foldback current limit and thermal shutdown - sustains surge events and prevents latch-up during cable insertion. |
Applications
| Security Cameras | VoIP Telephones |
|---|---|
Use Scenario: Outdoor IP security camera powered over Cat5e/6 cabling with local 12-V adapter backup. IC Role / Device Role / Timing Role: TPS23754PWP acts as PoE PD interface and isolated flyback controller, managing power sourcing, classification, and DC-DC conversion. Use Value: Enables seamless failover between PoE and adapter using APD/PPD logic, while 30-W support powers IR illumination and motorized pan-tilt mechanisms. | Use Scenario: Enterprise VoIP phone with PoE primary power and local wall adapter fallback. IC Role / Device Role / Timing Role: TPS23754PWP performs IEEE 802.3at detection/classification and drives an isolated flyback to generate 3.3-V/5-V rails. Use Value: Dual gate drive supports synchronous rectification for >90% efficiency; 15-V VC UVLO ensures reliable start-up even with marginal PoE voltage drop. |
| RFID Readers | Multiband Access Points |
Use Scenario: High-power UHF RFID reader deployed in warehouse environments with centralized PoE switches. IC Role / Device Role / Timing Role: TPS23754PWP manages PoE interface and controls active-clamp forward converter for clean 12-V output to RF power amplifier. Use Value: Programmable FRS and DT pins allow tuning for minimal EMI in sensitive RF bands; 0.5-Ω RDS(on) minimizes heat in sealed enclosures. | Use Scenario: Dual-band 802.11ac access point requiring >25 W PoE power with thermal management headroom. IC Role / Device Role / Timing Role: TPS23754PWP serves as PD front-end and isolated DC-DC controller powering baseband, RF, and PHY subsystems. Use Value: –40 °C to 125 °C junction range supports operation in unventilated ceiling mounts; T2P flag confirms Type 2 PSE compatibility during deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PoE PD interface and DC-DC controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS23756PWP | 9-V VC UVLO (vs. 15 V), identical pinout and feature set - lower start-up voltage enables operation with degraded PoE links. | Preferred where PoE voltage may dip below 35 V under load or long cable runs. | Select TPS23756PWP if system must start reliably at ≤30 V PoE input; otherwise retain TPS23754PWP for higher noise margin. |
| LT4275AIMSE#PBF | IEEE 802.3at-compliant PD interface only - no integrated DC-DC controller; requires external PWM controller. | Suitable when discrete DC-DC architecture is preferred for flexibility or thermal isolation. | Choose LT4275AIMSE#PBF only when separating PD interface and power conversion is mandatory; adds BOM and layout complexity vs. TPS23754PWP's integration. |
Compared with TPS23756PWP and LT4275AIMSE#PBF, the TPS23754PWP uniquely combines Type 2 classification, dual gate drive, and 15-V start-up in one HTSSOP-20 IC - reducing component count and simplifying layout for mid-power PoE PDs needing integrated power conversion.
Availability
TPS23754PWP is available at Aetrix Electronics and suitable for security cameras, VoIP telephones, RFID readers, and multiband access points requiring stable component supply, full IEEE 802.3at Type 2 compliance, and integrated DC-DC control.
Supply support for TPS23754PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The TPS2375x product line was designed specifically for IEEE 802.3at-compliant Powered Devices requiring integrated PoE interface and isolated DC-DC control - targeting space-constrained, thermally demanding PoE endpoints.
FAQ
What is the VC undervoltage lockout (UVLO) threshold for TPS23754PWP?
The TPS23754PWP has a VC UVLO rising threshold of 15 V (±0.7 V), meaning the DC-DC controller remains disabled until the VC pin voltage reaches at least 14.3 V. This ensures stable bias before enabling gate drivers. The hysteresis is 6.5 V, so VC must fall to ~8.5 V before re-enabling. This behavior is confirmed in Section 6.5 of the SLVS885I datasheet and applies exclusively to the TPS23754PWP variant - not the TPS23756PWP (9-V UVLO).
Does TPS23754PWP support IEEE 802.3at Type 2 hardware classification?
Yes, the TPS23754PWP fully supports IEEE 802.3at Type 2 hardware classification via its dedicated T2P pin, which asserts active-low upon successful extended classification. It also provides programmable classification current via the CLS pin (e.g., 1270 Ω for Class 4). This functionality is validated in the "Detailed Description" section (7.1) and electrical characteristics table (6.6) of the official TPS23754PWP datasheet.
Can TPS23754PWP drive both primary and secondary MOSFETs in an active-clamp forward converter?
Yes, the TPS23754PWP integrates two complementary gate drivers (GATE and GAT2) with programmable dead time via the DT pin - explicitly designed for active-clamp forward topologies. GATE drives the main switch, GAT2 drives the clamp switch, and dead time is set by a resistor from DT to ARTN. This capability is documented in the "Description" (Section 3) and "Pin Functions" (Section 5) of the TPS23754PWP datasheet.
What is the maximum continuous current rating of the internal hotswap MOSFET in TPS23754PWP?
The TPS23754PWP's internal hotswap MOSFET supports 825 mA continuous current at TJ ≤125 °C, with a typical RDS(on) of 0.43 Ω. This rating is specified in Section 6.3 ("Recommended Operating Conditions") and verified under pulsed test conditions in Section 6.6. Exceeding this current risks thermal shutdown activation at 145 °C, as defined in the thermal shutdown specifications.
How does the APD pin function in TPS23754PWP for adapter ORing?
In the TPS23754PWP, raising VAPD–VARTN above 1.5 V disables the internal hotswap MOSFET, turns off classification, and forces T2P active - thereby routing power exclusively from an external VDD1–RTN adapter. When unused, APD must be tied to ARTN. This behavior is detailed in the "Pin Functions" table (Section 5) and "Feature Description" (7.3.1) of the TPS23754PWP datasheet.
TPS23754PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- 30 W
- Internal Switch(s):
- Both
- Auxiliary Sense:
- No
- Standards:
- 802.3at (PoE+), 802.3af (PoE)
- Voltage - Supply:
- 0V ~ 57V
- Current - Supply:
- 920µA
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS23754PWP FAQ
1.How can I place an order for TPS23754PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS23754PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS23754PWP reliable?
The price and inventory of TPS23754PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS23754PWP is usually 5 days.
3.What payment methods are accepted for TPS23754PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS23754PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS23754PWP?
TPS23754PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS23754PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS23754PWP?
For technical support, including TPS23754PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS23754PWP requirements.
6.How does Aetrix verify that TPS23754PWP is sourced from the original manufacturer or authorized distributors?
All TPS23754PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS23754PWP meets industry standards.
7.What is the process for return or replacement of TPS23754PWP?
All TPS23754PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS23754PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS23754PWP part is unused and in its original packaging.
Return procedure for TPS23754PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS23754PWP Tags

-
TPS2378DDAR
Texas Instruments

-
TPS23753APWR
Texas Instruments

-
TPS23756PWPR
Texas Instruments

-
TPS23750PWPR
Texas Instruments

-
MP8007GV-Z
Monolithic Power Systems Inc.

-
TPS23861PWR
Texas Instruments

-
TPS23753PWR
Texas Instruments

-
PD69201ILD-TR
Microchip Technology

-
SI3402-B-GM
Skyworks Solutions Inc.

-
SI3402-B-GMR
Skyworks Solutions Inc.

-
SI34071-A01-GMR
Skyworks Solutions Inc.

-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
