My Inquiry
My Account
Texas Instruments TPS23770PWP
- Part No.:
- TPS23770PWP
- Manufacturer:
- Texas Instruments
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS23770PWP.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 20HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,669
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS23770PWP from Texas Instruments is an integrated IEEE 802.3af Power over Ethernet (PoE) Powered Device (PD) interface and primary-side DC/DC PWM controller in a TSSOP-20 PowerPAD™ package. It features a 100 V, 0.6 Ω internal pass MOSFET, fixed 140 mA inrush limit, legacy UVLO thresholds (34.1 V rising / 30.5 V falling), and supports flyback, forward, and nonsynchronous buck topologies. It enables compact, low-component-count PoE-PD front ends for VoIP phones and security cameras.
For engineers reviewing the TPS23770PWP datasheet, TPS23770PWP pinout, TPS23770PWP application, or TPS23770PWP equivalent, key selection criteria include legacy-system UVLO compatibility, integrated PoE detection/classification, current-mode DC/DC control with programmable frequency (90–565 kHz), and thermal shutdown at 140°C - all critical for industrial-grade PoE endpoint design.
Technical Context
The TPS23770PWP integrates two functional blocks: an IEEE 802.3af-compliant PoE interface (detection, classification, UVLO, inrush limiting) and a primary-side current-mode DC/DC PWM controller. Its PoE section uses a 100 V internal MOSFET with 0.6 Ω RDS(on), while the controller supports isolated and non-isolated topologies via external MOSFET drive on GATE and current sensing on RSP/RSN.
It implements programmable soft start via TMR capacitor, leading-edge blanking (configurable via BL pin), 50% maximum duty cycle, and a true voltage-output error amplifier referenced to 1.50 V at FB. The MODE pin disables the internal error amplifier to enable optocoupler-based feedback, and the SEN/SENP translator allows high-side sensing in buck configurations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| UVLO Threshold (rising) | 34.1 V - Enables compatibility with legacy PoE systems requiring lower turn-on voltage than standard 39.3 V. |
| Internal Pass MOSFET RDS(on) | 0.6 Ω - Reduces conduction loss and eliminates need for external high-voltage switch in PoE input stage. |
| DC/DC Switching Frequency Range | 90–565 kHz - Programmable via FREQ resistor; supports magnetic optimization without redesign. |
| FB Regulation Voltage | 1.50 V ±30 mV - Sets output voltage accuracy in feedback loop; stable across –40°C to 125°C junction temperature. |
| Max Duty Cycle | 50% - Prevents transformer saturation in flyback/forward topologies; enforced by internal logic. |
| Thermal Shutdown Threshold | 140°C - Protects against sustained overload; 17°C hysteresis ensures reliable recovery. |
| GATE Peak Sink Current | 1.3 A - Drives high-capacitance external MOSFETs directly without buffer; reduces BOM count. |
Pinout & Package
TSSOP-20 PowerPAD™ package with exposed thermal pad internally connected to VSS; requires PCB thermal vias for optimal heat dissipation per TI SLMA002 layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TMR | Soft-start & hiccup timer control | Capacitor-to-RTN sets soft-start ramp time and fault recovery interval; pulling to RTN disables converter. |
| FB | Error amplifier inverting input | Connected to voltage divider for output regulation; held at 1.50 V in regulation; tied to RTN when error amp disabled. |
| COMP | Error amplifier output / PWM reference | Drives compensation network between COMP–FB; accepts optocoupler signal when MODE = VBIAS. |
| SEN / SENP | Voltage-level translator inputs | Enable high-side feedback sensing in buck converters; SEN regulated to 1.5 V below SENP for accurate offset. |
| RSP / RSN | Current-sense differential input | RSP connects to high-side of sense resistor; RSN is quiet analog ground reference - must tie to RTN/COM. |
| GATE | MOSFET gate driver output | 11.9 V high-side swing, 0.05 V low-side swing; 1.3 A peak sink capability drives N-channel MOSFETs directly. |
| CLASS / DET | PoE classification & detection | CLASS draws current through external resistor (e.g., 255 Ω for Class 4); DET sinks current via 24.9 kΩ to VDD during signature detection. |
| RTN / COM / VSS | Power return paths | RTN is switched PoE negative rail; COM is gate-driver return; VSS is PoE circuit ground - all must be tied together on PCB. |
Key Features
| Feature | Design Value |
|---|---|
| Legacy UVLO compatibility | 34.1 V turn-on / 30.5 V turn-off thresholds ensure interoperability with older PSE infrastructure without firmware updates. |
| Integrated PoE front-end | Eliminates discrete detection diodes, classification resistors, and UVLO comparators - reduces component count by ≥12 parts. |
| Configurable current-sense blanking | BL pin selects blanking period (open = min, RSN = +70 ns, VBIAS = +105 ns) to suppress false triggering from MOSFET gate charge transients. |
| Primary-side DC/DC control | Supports flyback, forward, and buck topologies without secondary-side feedback components - simplifies isolation and lowers cost. |
| Thermal protection with hysteresis | 140°C shutdown with 17°C hysteresis prevents thermal cycling damage and ensures safe restart after cooling. |
Applications
| VoIP Phones | Security Cameras |
|---|---|
Use Scenario: Powered via Category 5 Ethernet cable in enterprise office environments with mixed PSE generations. IC Role / Device Role / Timing Role: PoE PD interface and primary-side flyback controller delivering 5 V/2 A to baseband processor and codec. Use Value: Legacy UVLO ensures reliable power-up from older midspan injectors; integrated inrush limiting prevents PSE port shutdown during cold start. | Use Scenario: Outdoor IP camera with PoE-powered image sensor, ISP, and IR LEDs operating at –40°C to 85°C ambient. IC Role / Device Role / Timing Role: PoE PD front-end and nonsynchronous buck controller regulating 12 V for motorized pan-tilt mechanism and 3.3 V for SoC. Use Value: 100 V input rating withstands lightning-induced surges on outdoor cabling; thermal shutdown protects against enclosure overheating in direct sunlight. |
| Wireless Access Points | Industrial IoT Gateways |
Use Scenario: Dual-band 802.11ac AP deployed in factory ceiling-mount enclosures with limited airflow. IC Role / Device Role / Timing Role: PoE PD and forward converter controller supplying 1.2 V/8 A to RF transceivers and 5 V/1 A to management MCU. Use Value: TSSOP-20 PowerPAD™ package enables high-power density; 50% duty cycle limit prevents core saturation under transient load steps. | Use Scenario: DIN-rail mounted gateway aggregating Modbus, CAN, and Ethernet traffic in harsh industrial settings. IC Role / Device Role / Timing Role: PoE PD interface and isolated flyback controller powering isolated RS-485 transceivers and 3.3 V logic rails. Use Value: SEN/SENP translator enables accurate output sensing without optocoupler; CLASS pin supports dynamic power negotiation with smart PSEs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PoE PD controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS23750PWP | Standard UVLO (39.3 V rising / 30.5 V falling); otherwise identical functionality and pinout. | Designed for new deployments with IEEE 802.3af-compliant PSEs; not compatible with legacy midspans requiring lower turn-on voltage. | Select TPS23750PWP for greenfield installations where PSE revision is known and modern. |
| LT4275AIMSE#PBF | Linear Technology (Analog Devices) PoE PD interface only - no integrated DC/DC controller; requires external flyback IC. | Used in designs needing higher efficiency or custom topology control; adds complexity but enables >90% system efficiency. | Choose LT4275AIMSE#PBF when modular architecture or best-in-class efficiency outweighs BOM reduction goals. |
Compared with TPS23770PWP, TPS23750PWP offers higher UVLO for newer PSEs but lacks legacy compatibility, while LT4275AIMSE#PBF provides superior PoE robustness and diagnostics but demands a separate DC/DC controller - making TPS23770PWP optimal for cost-sensitive, space-constrained legacy-compatible endpoints.
Availability
TPS23770PWP is available at Aetrix Electronics and suitable for VoIP phones, security cameras, wireless access points, and industrial IoT gateways requiring stable component supply across extended temperature ranges and legacy PoE infrastructure.
Supply support for TPS23770PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in industrial, automotive, and communications markets.
The TPS237xx product line delivers integrated PoE PD solutions targeting IEEE 802.3af-compliant endpoints, emphasizing reduced external component count, thermal resilience, and interoperability across diverse PSE generations - especially in infrastructure-constrained edge devices.
FAQ
What is the key difference between TPS23770PWP and TPS23750PWP?
The TPS23770PWP uses legacy UVLO thresholds (34.1 V rising / 30.5 V falling) to ensure compatibility with older PoE midspan injectors, whereas the TPS23750PWP uses standard IEEE 802.3af thresholds (39.3 V rising / 30.5 V falling). All other electrical, thermal, and functional specifications - including pinout, DC/DC control, and PoE detection/classification - are identical between the two devices. The TPS23770PWP is selected specifically when interoperability with pre-2003 PSE hardware is required.
Can TPS23770PWP drive an external MOSFET in a flyback topology?
Yes, the TPS23770PWP's GATE pin delivers 11.9 V high-side swing and 1.3 A peak sink current, enabling direct drive of N-channel MOSFETs in flyback configurations. The RSP/RSN differential input monitors primary-side current for peak-current-mode control, and the 50% maximum duty cycle prevents transformer saturation. External components required include the MOSFET, current-sense resistor, transformer, and output rectifier - no additional gate driver IC is needed for typical ≤30 W designs.
How does the TPS23770PWP handle thermal overload conditions?
The TPS23770PWP incorporates thermal shutdown at 140°C junction temperature with 17°C hysteresis. When TJ exceeds 140°C, the device halts switching, disables GATE output, and enters hiccup mode - periodically attempting restart after cooling. This behavior is confirmed in the Electrical Characteristics table and validated across –40°C to 125°C operating range. The TSSOP-20 PowerPAD™ package requires proper PCB thermal vias to maintain safe operation under full-load conditions at 85°C ambient.
Is the TPS23770PWP compatible with IEEE 802.3at (PoE+) or 802.3bt?
No, the TPS23770PWP is designed exclusively for IEEE 802.3af (Type 1) PoE compliance, supporting up to 12.95 W at the PD. It does not implement the two-event classification, autoclass, or higher-power detection sequences required for 802.3at (up to 25.5 W) or 802.3bt (up to 71.3 W). For PoE+ or PoE++ applications, TI recommends the TPS2372-4 or TPS2388x families. The TPS23770PWP remains fully interoperable with 802.3at/bt PSEs operating in backward-compatible 802.3af mode.
What is the purpose of the SEN and SENP pins on the TPS23770PWP?
The SEN and SENP pins form a voltage-level translator that enables accurate output voltage sensing above the RTN rail - particularly useful in low-side switch buck converters where the feedback divider connects to the output positive node. When enabled (SEN > 1 V above RTN), the internal circuit regulates (SENP – SEN) to 1.492 V ±34 mV and applies it to FB through a 15 kΩ resistor. This eliminates the need for optocouplers in certain isolated topologies and simplifies feedback design while maintaining tight regulation tolerance across temperature.
TPS23770PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- 12.95 W
- Internal Switch(s):
- Both
- Auxiliary Sense:
- No
- Standards:
- 802.3af (PoE)
- Voltage - Supply:
- 0V ~ 67V
- Current - Supply:
- 1mA
- Operating Temperature:
- -40°C ~ 85°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS23770PWP FAQ
1.How can I place an order for TPS23770PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS23770PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS23770PWP reliable?
The price and inventory of TPS23770PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS23770PWP is usually 5 days.
3.What payment methods are accepted for TPS23770PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS23770PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS23770PWP?
TPS23770PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS23770PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS23770PWP?
For technical support, including TPS23770PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS23770PWP requirements.
6.How does Aetrix verify that TPS23770PWP is sourced from the original manufacturer or authorized distributors?
All TPS23770PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS23770PWP meets industry standards.
7.What is the process for return or replacement of TPS23770PWP?
All TPS23770PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS23770PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS23770PWP part is unused and in its original packaging.
Return procedure for TPS23770PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS23770PWP Tags
-
TPS2378DDAR
Texas Instruments
-
TPS23753APWR
Texas Instruments
-
TPS23756PWPR
Texas Instruments
-
TPS23750PWPR
Texas Instruments
-
MP8007GV-Z
Monolithic Power Systems Inc.
-
TPS23861PWR
Texas Instruments
-
TPS23753PWR
Texas Instruments
-
PD69201ILD-TR
Microchip Technology
-
SI3402-B-GM
Skyworks Solutions Inc.
-
SI3402-B-GMR
Skyworks Solutions Inc.
-
SI34071-A01-GMR
Skyworks Solutions Inc.
-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
