Texas Instruments TPS23785BPWP
- Part No.:
- TPS23785BPWP
- Manufacturer:
- Texas Instruments
- Category:
- Power Over Ethernet (PoE) Controllers
- Package:
- 24-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS23785BPWP.pdf
- Description:
- IC POE CNTRL 1 CHANNEL 24HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:108
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS23785BPWP from Texas Instruments is a dual-function IEEE 802.3at Type 2 Power over Ethernet (PoE) powered device (PD) interface and non-isolated DC-to-DC controller IC. It integrates a 100-V, 0.5-Ω hot-swap MOSFET, supports up to 30-W input power, delivers 5.1-V regulated VB rail, features two complementary gate drivers with programmable dead time, and operates across –40°C to 125°C junction temperature for surveillance camera and VoIP telephone PD designs.
For engineers reviewing the TPS23785BPWP datasheet, TPS23785BPWP pinout, TPS23785BPWP application, or TPS23785BPWP equivalent, key selection criteria include PoE classification compliance (Class 0–4), converter UVLO thresholds (35 V / 4.5 V hysteresis), duty cycle range (0–78%), TSSOP-24 PowerPAD™ package thermal performance (θJCbot = 1.8°C/W), and dual-gate driver timing control via DT and FRS pins.
Technical Context
The TPS23785BPWP implements a two-event physical-layer classification engine compliant with IEEE 802.3at for Type 2 PSE detection, with programmable CLS current (0.44–25.5 W) via external resistor. Its DC-to-DC controller uses current-mode control with internal slope compensation (155 mV typical), 78% max duty cycle, and softstart (3.9 ms typical).
It features dual gate drivers (GATE and GAT2) with independently programmable dead time (via DT pin, 40–188 ns), oscillator synchronization capability (FRS pin), and adaptive blanking (BLNK pin). The integrated hotswap MOSFET supports inrush limiting (140 mA typical) and foldback protection (12.3 V threshold), while VC bias startup is managed by a dedicated current source (4.8 mA typical at VDD1 = 48 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| PoE Input Range | 0–57 V - Supports full IEEE 802.3at voltage envelope including midspan and endspan PSEs. |
| Max Input Power | 30 W - Enables high-power PD applications like PTZ cameras and dual-band wireless APs. |
| VB Output | 5.10 V ±2.5% - Stable bias rail for optocoupler feedback and control circuitry; requires 0.1 μF bypass to ARTN. |
| VC UVLO Threshold | 15 V rising / 6.5 V hysteresis - Ensures reliable DC-to-DC startup only after sufficient bias voltage is established. |
| Switching Frequency | 253 kHz typical (RFRS = 68.1 kΩ) - Optimized for efficiency in flyback topologies with secondary synchronous rectification. |
| Duty Cycle Limit | 78% max - Constrains maximum on-time to prevent transformer saturation and ensure safe operation under transient loads. |
| Thermal Shutdown | 145°C turnoff / 20°C hysteresis - Protects against sustained overload or poor PCB heatsinking in enclosed enclosures. |
Pinout & Package
TSSOP-24 PowerPAD™ package with exposed thermal pad (connected to VSS); 0.65-mm pitch, 7.8-mm × 4.4-mm body; RoHS-compliant, moisture-sensitive level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P1, P2 | VB Tie Points | Direct connection to 5.1-V VB rail; low-impedance path for gate driver bootstrap and feedback bias. |
| CTL | PWM Control Input | Voltage-controlled loop input; zero-duty-cycle threshold at 1.5 V; gain of 0.5 V/V to PWM comparator. |
| GATE, GAT2 | Complementary Gate Drivers | Drive main and synchronous rectifier MOSFETs; timing offset set by DT pin resistor (40–188 ns dead time). |
| CS | Current Sense Input | Monitors high-side MOSFET current; 0.55 V threshold triggers peak-current limiting; includes 155 mV internal slope compensation. |
| RTN | Hotswap Output | Drain node of integrated 100-V, 0.5-Ω MOSFET; connects to PD load return; supports 970 mA continuous current. |
| ARTN/COM | Analog Reference Plane | Quiet analog ground for DC-to-DC control; must be tied to RTN and COM locally to minimize noise coupling. |
| T2P | Type 2 PSE Indicator | Active-low open-drain output signaling successful IEEE 802.3at hardware classification or APD activation. |
| APD | Adapter Priority Enable | Forces external adapter power mode when >1.5 V above ARTN; disables PoE hotswap and classification circuits. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 802.3at Type 2 Classification | Two-event detection with programmable Class 0–4 via single CLS resistor; supports high-power midspan PSEs. |
| Dual Synchronous Gate Drivers | GATE + GAT2 with adjustable dead time (40–188 ns) enables efficient flyback with secondary-side synchronous rectification. |
| Adapter ORing Support | APD pin allows seamless priority switching between PoE and external DC adapter (VDD1–RTN) without firmware intervention. |
| Robust Hotswap Protection | Integrated 100-V, 0.5-Ω MOSFET with inrush limiting (140 mA), foldback (12.3 V), and thermal shutdown (145°C). |
| Programmable Converter Timing | FRS pin sets switching frequency (50–937 kHz); DT pin configures dead time; BLNK pin adjusts current-sense blanking period. |
Applications
| Surveillance Cameras | VoIP Telephones |
|---|---|
Use Scenario: Outdoor PTZ IP camera with heater, IR illuminator, and video streaming requiring >25 W PoE power. IC Role / Device Role / Timing Role: TPS23785BPWP serves as primary PoE interface and flyback controller, managing hotswap sequencing, classification, and 48-V-to-12-V conversion. Use Value: Enables single-cable deployment with IEEE 802.3at compliance, 30-W headroom, and thermal robustness for extended outdoor operation. | Use Scenario: Enterprise-grade VoIP phone with color display, speakerphone, and Bluetooth module drawing peak 18 W. IC Role / Device Role / Timing Role: TPS23785BPWP provides PoE detection/classification and powers internal DC/DC stages via GATE-driven flyback with synchronous rectification. Use Value: Delivers stable 5.1-V VB rail for audio codec and 3.3-V logic rails while maintaining <100-ms startup per IEEE 802.3at requirements. |
| Wireless Access Points | RFID Readers |
Use Scenario: Dual-band 802.11ac AP with MIMO RF front-end and integrated switch requiring 22 W sustained power. IC Role / Device Role / Timing Role: TPS23785BPWP manages PoE handshaking and drives a high-efficiency flyback converter delivering isolated 5-V and 12-V rails. Use Value: Dual gate drivers reduce conduction losses by enabling synchronous rectification, improving overall system efficiency by ≥3% vs. diode-based designs. | Use Scenario: Industrial UHF RFID reader with long-range antenna and embedded Linux host drawing bursty 15-W loads. IC Role / Device Role / Timing Role: TPS23785BPWP acts as PoE PD controller and powers 3.3-V MCU and 12-V RF amplifier rails using GATE-only topology (GAT2 disabled). Use Value: Programmable dead time (DT pin) and blanking (BLNK pin) simplify EMI filtering and ensure reliable operation during RF transmit bursts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar PoE PD controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS23753APWP | Lacks Type 2 classification; supports only IEEE 802.3af (Class 0–3); no GAT2 driver; 20-W max input power. | Suitable for legacy 15.4-W PoE systems; not compatible with 30-W Type 2 PSE infrastructure. | Select TPS23753APWP only if upgrading to 802.3at is unnecessary and cost sensitivity outweighs future-proofing. |
| LT4275AIMSE#PBF | Supports 802.3at Type 2 but lacks integrated DC-to-DC controller; requires external flyback controller; 100-V hotswap MOSFET. | Used where discrete power stage design is preferred; adds BOM count and layout complexity versus integrated solution. | Choose LT4275AIMSE#PBF when custom converter topology or higher than 30-W scaling is required beyond TPS23785BPWP's capability. |
Compared with TPS23785BPWP, TPS23753APWP offers lower cost but no Type 2 support or dual-gate capability, while LT4275AIMSE#PBF provides greater flexibility in power stage design at the expense of integration and component count.
Availability
TPS23785BPWP is available at Aetrix Electronics and suitable for surveillance camera deployments, VoIP telephone manufacturing, and wireless access point production requiring stable component supply and long-term industrial lifecycle support.
Supply support for TPS23785BPWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with broad industrial and communications portfolio coverage.
The TPS23785B product line delivers integrated PoE PD and DC-to-DC control for high-power IEEE 802.3at applications, targeting space-constrained, thermally demanding endpoints such as IP cameras and enterprise telephony.
FAQ
What is the purpose of the APD pin on the TPS23785BPWP?
The APD pin on the TPS23785BPWP enables adapter priority mode: when voltage exceeds 1.5 V relative to ARTN, it disables the internal hotswap MOSFET, turns off classification, and asserts T2P to signal external power use. This allows seamless fallback to an external VDD1–RTN adapter without firmware involvement. The TPS23785BPWP uses APD to manage power-source arbitration in hybrid-powered devices like dual-input security cameras.
How does the TPS23785BPWP implement IEEE 802.3at Type 2 classification?
The TPS23785BPWP performs two-event hardware classification per IEEE 802.3at by applying 2.5 V across the CLS resistor during both detection and classification cycles, measuring resulting current to determine Class 0–4. It signals Type 2 readiness via the T2P pin, which goes active low after tT2P delay (5–15 ms) once classification completes. The TPS23785BPWP supports Class 4 (63.4 Ω) for up to 25.5 W input power, enabling compatibility with high-power midspan PSEs.
Can the TPS23785BPWP operate without the GAT2 driver enabled?
Yes, the TPS23785BPWP can operate with GAT2 disabled by connecting the DT pin directly to VB, placing GAT2 in high-impedance state. This configuration supports single-MOSFET topologies like forward or basic flyback converters. The TPS23785BPWP retains full functionality of GATE, CS sensing, CTL loop control, and PoE interface when GAT2 is disabled, making it adaptable to simpler power architectures without sacrificing PD compliance.
What thermal considerations apply to the TPS23785BPWP PowerPAD™ package?
The TPS23785BPWP's PowerPAD™ must be soldered to a large VSS copper area for effective heat dissipation, given its θJCbot of 1.8°C/W. Layout requires minimum 0.025" clearance between VSS/RTN and high-voltage nodes (VDD/VDD1) to prevent arcing. The TPS23785BPWP's thermal shutdown activates at 145°C with 20°C hysteresis, so PCB copper area, airflow, and ambient temperature must be validated to maintain TJ ≤125°C under 30-W load conditions.
How is the switching frequency programmed on the TPS23785BPWP?
The TPS23785BPWP switching frequency is set by connecting a resistor from the FRS pin to ARTN, with value determined by RFRS (kΩ) = 17250 / fSW (kHz). For example, 68.1 kΩ yields 253 kHz typical. The FRS pin also accepts external synchronization pulses above the free-running frequency. The TPS23785BPWP supports 50–937 kHz range, allowing optimization for efficiency (lower fSW) or size (higher fSW) in final designs.
TPS23785BPWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Type:
- Controller (PD), DC/DC
- Number of Channels:
- 1
- Power - Max:
- 30 W
- Internal Switch(s):
- Both
- Auxiliary Sense:
- No
- Standards:
- 802.3at (PoE+), 802.3af (PoE)
- Voltage - Supply:
- 0V ~ 57V
- Current - Supply:
- 960µA
- Operating Temperature:
- -40°C ~ 125°C
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-HTSSOP
TPS23785BPWP FAQ
1.How can I place an order for TPS23785BPWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS23785BPWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS23785BPWP reliable?
The price and inventory of TPS23785BPWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS23785BPWP is usually 5 days.
3.What payment methods are accepted for TPS23785BPWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS23785BPWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS23785BPWP?
TPS23785BPWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS23785BPWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS23785BPWP?
For technical support, including TPS23785BPWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS23785BPWP requirements.
6.How does Aetrix verify that TPS23785BPWP is sourced from the original manufacturer or authorized distributors?
All TPS23785BPWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS23785BPWP meets industry standards.
7.What is the process for return or replacement of TPS23785BPWP?
All TPS23785BPWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS23785BPWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS23785BPWP part is unused and in its original packaging.
Return procedure for TPS23785BPWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS23785BPWP Tags

-
TPS2378DDAR
Texas Instruments

-
TPS23753APWR
Texas Instruments

-
TPS23756PWPR
Texas Instruments

-
TPS23750PWPR
Texas Instruments

-
MP8007GV-Z
Monolithic Power Systems Inc.

-
TPS23861PWR
Texas Instruments

-
TPS23753PWR
Texas Instruments

-
PD69201ILD-TR
Microchip Technology

-
SI3402-B-GM
Skyworks Solutions Inc.

-
SI3402-B-GMR
Skyworks Solutions Inc.

-
SI34071-A01-GMR
Skyworks Solutions Inc.

-
SI3404-A-GMR
Skyworks Solutions Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

