My Inquiry
My Account
Texas Instruments TPS25741RSMT
- Part No.:
- TPS25741RSMT
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS25741RSMT.pdf
- Description:
- IC PD CTLR USB TYPE-C 32VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,452
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS25741RSMT from Texas Instruments is a USB Type-C™ and USB Power Delivery 2.0 certified host port controller in a 32-pin VQFN (4.0 mm × 4.0 mm) package. It implements source-side PD negotiation, supports 5 V/12 V/20 V @ 3 A power delivery, integrates dual gate drivers (GDPG/GDNG), provides IEC 61000-4-2 ±8-kV contact ESD protection on CC pins, and delivers 5.4 µA quiescent current when unattached - enabling low-power desktop and hub downstream ports.
For engineers reviewing the TPS25741RSMT datasheet, TPS25741RSMT pinout, TPS25741RSMT application, or TPS25741RSMT equivalent, this page delivers verified technical context for USB-C DFP design, including voltage advertisement configuration (PSEL/HIPWR), VBUS discharge control (DSCG), and dual-architecture support (power mux vs. DC-DC).
Technical Context
The TPS25741RSMT operates as a full-featured USB-C source controller with integrated PD protocol engine and analog front-end. It monitors CC1/CC2 for sink attachment, enables GDNG to apply 5 V to VBUS, then negotiates higher voltages via GDPG and CTL1/CTL2 control of external regulators. Its dual gate driver architecture supports both single-path (NMOS-only) and power-mux (NMOS+PMOS) topologies.
It features hardware-based safety logic: fast/slow OVP/UVP thresholds per PDO (e.g., 6.05 V / 5.65 V for 5 V contract), overtemperature shutdown, VBUS discharge via open-drain DSCG, and fault override via GD input. All CC interface functions - including transmit (VTXHI/LO), receive (VRXHI/LO), and z-driver (33–75 Ω) - comply with USB PD 2.0 physical layer requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| USB Compliance | USB Power Delivery 2.0 certified provider; USB Type-C Rev 1.2 compliant source |
| Output Voltage Options | 5 V, 12 V, 20 V - selectable via EN12V and HIPWR/PSEL pins |
| Max Power Delivery | 100 W (5 V/3 A, 12 V/3 A, or 20 V/3 A) - configured by PSEL pin states |
| Quiescent Current | 5.4 µA at VDD = 3.3 V, unattached - enables ultra-low standby power in host systems |
| ESD Protection | IEC 61000-4-2 ±8 kV contact discharge on CC1/CC2 - eliminates need for external TVS diodes |
| VBUS Discharge | Active discharge via DSCG open-drain output - meets USB PD 2.0 VBUS ramp-down timing |
| Gate Drivers | GDPG (PMOS high-side, 0–30 V), GDNG (NMOS high-side, 0–40 V), G5V (NMOS low-side, 0–16 V) |
| Operating Temp | –40°C to +125°C junction temperature - suitable for industrial and computing environments |
Pinout & Package
TPS25741RSMT is housed in a 32-pin VQFN package (RSM) with 4.00 mm × 4.00 mm body size and exposed thermal pad. Pinout follows TI's standard RSM layout with AGND/GND tied to thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CC1, CC2 | Configuration Channel I/O | Dual bidirectional USB-C PHY interface for plug detection, polarity sensing, and PD communication |
| GDPG, GDNG, G5V | Gate Drivers | Drive external PMOS/NMOS FETs for VBUS power path control in mux or DC-DC architectures |
| DSCG | VBUS Discharge Control | Open-drain output to activate external discharge resistor - ensures USB PD-compliant VBUS ramp-down |
| CTL1, CTL2 | Voltage Regulator Control | Digital outputs to set target voltage on external DC-DC converter in non-mux implementations |
| PSEL, HIPWR | Power Configuration Inputs | Four-state pins (GND/DVDD/RSEL) that configure advertised PDOs and peak power limits (15–100 W) |
| UFP, POL, DEBUG, AUDIO | Status Indicators | Open-drain outputs signaling sink attachment (UFP), plug orientation (POL), debug accessory (DEBUG), or audio accessory (AUDIO) |
| EN12V | 12 V PDO Enable | Logic input enabling/disabling 12 V power data object advertisement - critical for regional compliance |
| GD | Global Gate Disable | Master enable input - pulling low forces all gate drivers off for immediate fault isolation |
Key Features
| Feature | Design Value |
|---|---|
| Pin-selectable PDO configuration | Hardware-configurable 5/12/20 V output and 15–100 W power levels - no firmware required |
| Integrated CC PHY with z-driver | 33–75 Ω transmit impedance and 800–885 mV receive threshold - ensures robust USB-C link training |
| Dual-architecture support | Native compatibility with both power-mux (GDPG+GDNG) and DC-DC (CTL1/CTL2) topologies - reduces BOM options |
| Hardware safety co-processor | Independent OVP/UVP/OTP monitoring with automatic VBUS discharge - eliminates software dependency for fail-safe operation |
| Low-power unattached state | 5.4 µA supply current with CC pins floating - extends system-level standby time in always-on hosts |
| IEC 61000-4-2 protected CC interface | ±8 kV contact ESD on CC1/CC2 - meets USB-C ecosystem reliability requirements without external components |
Applications
| Desktop Host Ports | USB-C Hub Downstream Ports |
|---|---|
Use Scenario: Desktop PC motherboard implementing native USB-C upstream connectivity with PD sourcing capability. IC Role / Device Role / Timing Role: Host port controller managing CC negotiation, VBUS power sequencing, and PD message exchange with attached peripherals. Use Value: Enables 100 W laptop charging and high-speed data transfer through single USB-C port - eliminating need for separate power adapter. | Use Scenario: 4-port USB-C hub with one upstream and three downstream ports, each requiring independent PD sourcing. IC Role / Device Role / Timing Role: Dedicated DFP controller per downstream port, handling plug detection, voltage negotiation, and gate drive timing. Use Value: Supports simultaneous 5 V/3 A charging on multiple devices while maintaining USB 3.1 Gen 1 data integrity via clean VBUS switching. |
| PD-Capable Wall Adaptors | Industrial Docking Stations |
Use Scenario: Compact AC/DC wall adaptor with USB-C output supporting variable voltage (5/12/20 V) and up to 100 W. IC Role / Device Role / Timing Role: Primary PD source controller coordinating external DC-DC regulation via CTL1/CTL2 and VBUS discharge via DSCG. Use Value: Achieves USB-IF certification with minimal external components - reducing footprint and qualification effort. | Use Scenario: Ruggedized docking station for medical or test equipment requiring hot-plug USB-C peripherals with guaranteed power delivery. IC Role / Device Role / Timing Role: Robust host controller with IEC-protected CC interface and hardware fault response (GD input, OVP/UVP). Use Value: Ensures safe, repeatable connection cycles in mission-critical environments - preventing VBUS latch-up or thermal runaway. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar USB-C source controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65987D | Higher integration: includes integrated DC-DC converter, USB 3.1 switch, and Type-C cable orientation logic; supports PD 3.0 and PPS | Targets compact, self-contained solutions where board space is constrained and PPS voltage fine-tuning is required | Choose TPS65987D when replacing discrete DC-DC + mux + controller stacks - not for cost-sensitive, fixed-PDO designs |
| FUSB302B | USB-C controller only: no integrated PD protocol engine, gate drivers, or power path control; requires external MCU for PD messaging | Suitable for systems with existing host MCU capable of running PD stack and managing external FETs | Choose FUSB302B when leveraging existing firmware infrastructure and needing minimal gate-drive complexity |
Compared with TPS65987D and FUSB302B, the TPS25741RSMT offers balanced integration - delivering full PD 2.0 compliance and hardware-controlled power path without MCU dependency, while remaining more cost-effective than fully integrated alternatives and more autonomous than basic PHY controllers.
Availability
TPS25741RSMT is available at Aetrix Electronics and suitable for desktop host ports, USB-C hub downstream ports, and PD-capable wall adaptors requiring stable component supply, long-term lifecycle assurance, and production-ready USB-IF certification support.
Supply support for TPS25741RSMT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies with over 50 years of innovation in power management and interface ICs.
The TPS25741RSMT belongs to TI's USB Type-C and Power Delivery portfolio, designed specifically for host-side (DFP) applications requiring certified, autonomous, and hardware-configurable USB-C power sourcing - targeting computing, docking, and industrial connectivity markets.
FAQ
What USB Power Delivery version does the TPS25741RSMT support?
The TPS25741RSMT supports USB Power Delivery 2.0 and is USB-IF certified as a PD provider. It implements the full PD 2.0 specification including structured VDM, hard reset handling, and sink capability discovery. It does not support PD 3.0 features such as Programmable Power Supply (PPS) or extended messages - those require newer controllers like TPS65987D. The TPS25741RSMT remains fully interoperable with all PD 2.0 and backward-compatible sinks.
How is voltage selection configured on the TPS25741RSMT?
Voltage selection on the TPS25741RSMT is configured using hardware pins: EN12V enables or disables the 12 V PDO, while HIPWR and PSEL set the advertised voltage combinations (5/12/20 V) and maximum power level (15–100 W). These pins accept direct GND/DVDD connections or resistor-divider configurations (80–120 kΩ) for precise state encoding. No firmware or I²C interface is required - configuration is static at power-up and persists across resets. This ensures deterministic behavior in safety-critical or MCU-less systems.
Does the TPS25741RSMT integrate a USB-C PHY or require external components?
The TPS25741RSMT integrates a complete USB-C PHY including CC1/CC2 transceivers with programmable z-driver (33–75 Ω), receive thresholds (800–885 mV rising), and transmit voltage levels (1.05–1.2 V high). It requires only passive components: 0.1 µF bypass capacitors on VTX/VAUX, 0.22 µF on DVDD, and external VBUS discharge resistor on DSCG. No external PHY, level shifter, or termination resistors are needed - simplifying layout and ensuring USB-IF electrical compliance out-of-box.
Can the TPS25741RSMT be used in both power-mux and DC-DC architectures?
Yes, the TPS25741RSMT supports both architectures natively. In power-mux mode, GDPG drives a PMOS high-side switch while GDNG/GDNS control NMOS FETs for bidirectional path selection. In DC-DC mode, CTL1/CTL2 generate digital control signals to an external buck converter, and only GDNG is used to enable the 5 V default path. The device automatically adapts gate driver activation and discharge timing based on selected topology - confirmed in TI's SLVSDJ5D datasheet Figure 1 and Section 9.2.
What protection features are implemented in hardware on the TPS25741RSMT?
The TPS25741RSMT implements five hardware protection features without MCU intervention: (1) Fast/slow OVP/UVP per PDO (e.g., 6.05 V fast OVP for 5 V contract), (2) Overtemperature shutdown with hysteresis, (3) IEC 61000-4-2 ±8 kV contact ESD on CC1/CC2, (4) VBUS discharge via DSCG output, and (5) Global gate disable via GD input. All protections trigger within microseconds and force safe state transitions - critical for UL/IEC 62368-1 compliance in end equipment.
TPS25741RSMT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Not For New Designs
- Applications:
- USB, Type-C Controller
- Current - Supply:
- -
- Voltage - Supply:
- 4.65V ~ 25V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (4x4)
TPS25741RSMT FAQ
1.How can I place an order for TPS25741RSMT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS25741RSMT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS25741RSMT reliable?
The price and inventory of TPS25741RSMT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS25741RSMT is usually 5 days.
3.What payment methods are accepted for TPS25741RSMT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS25741RSMT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS25741RSMT?
TPS25741RSMT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS25741RSMT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS25741RSMT?
For technical support, including TPS25741RSMT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS25741RSMT requirements.
6.How does Aetrix verify that TPS25741RSMT is sourced from the original manufacturer or authorized distributors?
All TPS25741RSMT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS25741RSMT meets industry standards.
7.What is the process for return or replacement of TPS25741RSMT?
All TPS25741RSMT units undergo pre-shipment inspection (PSI). If there is an issue with TPS25741RSMT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS25741RSMT part is unused and in its original packaging.
Return procedure for TPS25741RSMT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS25741RSMT Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
