Texas Instruments TPS28225DRBR
- Part No.:
- TPS28225DRBR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-VDFN Exposed Pad
- Datasheet:
-
TPS28225DRBR.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 8SON
- Quantity:
- Payment:

- Shipping:

Inventory:3,133
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS28225DRBR from Texas Instruments is a high-frequency dual N-channel MOSFET gate driver with adaptive dead-time control, 4 A sink/2 A source lower/upper gate drive capability, 14 ns propagation delay, and 10 ns rise/fall time-designed for synchronous buck converters operating up to 2 MHz in multi-phase VRMs for servers and notebooks.
For engineers reviewing the TPS28225DRBR datasheet, TPS28225DRBR pinout, TPS28225DRBR application, or TPS28225DRBR equivalent, key selection criteria include bootstrap diode integration, 0.4 Ω LGATE sink resistance for dV/dt shoot-through immunity, 3-state PWM input support, EN/PG dual-function pin, and thermal performance in the 3 mm × 3 mm VSON-8 package.
Technical Context
The TPS28225DRBR implements adaptive dead-time control that dynamically adjusts timing between UGATE turn-off and LGATE turn-on (and vice versa) to prevent shoot-through across varying MOSFET gate charge and layout parasitics. Its internal bootstrap diode (VF = 1.0 V @ 100 mA) enables self-contained high-side drive without external components in half-bridge configurations.
It features a 3-state PWM input circuit with 250 ns hold-off time and self-adjusting thresholds (1.0 V fixed low, ~75% of input amplitude high), allowing compatibility with controllers delivering 2.0–13.2 V PWM signals. The EN/PG pin provides bidirectional communication: pulled low by internal FET during UVLO (<3.0 V) or thermal shutdown (>150 °C), signaling system readiness.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 4.5 V to 8.0 V - sets optimal gate drive voltage for efficiency; operation outside this range disables output via UVLO. |
| LGATE Sink Current | 4.0 A - enables fast turn-off of high-capacitance low-side MOSFETs, critical for <30 ns minimum PWM pulse handling. |
| Propagation Delay | 14 ns - ensures precise timing alignment at switching frequencies up to 2 MHz with minimal jitter impact. |
| Dead Time | 14 ns - adaptive, non-overlapping UGATE/LGATE transitions eliminate shoot-through current under dynamic load conditions. |
| LGATE Sink RDS(on) | 0.4 Ω - clamps MOSFET gate below threshold during high dV/dt phase node transitions, preventing false turn-on. |
| Bootstrap Diode VF | 1.0 V @ 100 mA - minimizes voltage drop during bootstrap capacitor recharge, sustaining UGATE drive at high duty cycles. |
| Thermal Shutdown | 150 °C rising threshold - protects die during overload or poor PCB thermal design; hysteresis ensures stable recovery. |
Pinout & Package
TPS28225DRBR uses the thermally enhanced 3 mm × 3 mm VSON-8 package (DRB) with exposed thermal pad soldered to GND for improved heat dissipation and EMI suppression.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| UGATE (Pin 1) | Upper gate driver output | Sinks/source up to 2 A to drive high-side N-MOSFET gate; referenced to PHASE node. |
| BOOT (Pin 2) | Floating bootstrap supply | Connects to bootstrap capacitor (BOOT–PHASE); supplies gate voltage for UGATE when PHASE is low. |
| PWM (Pin 3) | 3-state PWM control input | Accepts 2.0–13.2 V logic; enters shutdown if held in 1.0–2.0 V window ≥250 ns. |
| GND (Pin 4) | Power and signal ground | Reference for all voltages; thermal pad must be connected directly to PCB GND plane. |
| LGATE (Pin 5) | Lower gate driver output | Sinks up to 4 A / sources 2 A; drives low-side N-MOSFET gate referenced to GND. |
| VDD (Pin 6) | Bias supply input | 4.5–8.0 V supply for internal logic and gate drivers; bypass capacitor required. |
| EN/PG (Pin 7) | Enable/Power Good I/O | Pulled high to enable; internally pulled low during UVLO or thermal shutdown-signals system controller. |
| PHASE (Pin 8) | Half-bridge switch node | Connects to source of high-side MOSFET and drain of low-side MOSFET; return path for UGATE driver. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive dead-time control | 14 ns minimum non-overlap enforced dynamically per switching cycle to eliminate shoot-through across MOSFET variants and temperature. |
| Integrated bootstrap diode | 1.0 V forward drop enables reliable high-side drive without external diode-reducing BOM count and layout area. |
| 3-state PWM input | Self-adjusting thresholds (1.0 V low, amplitude-dependent high) allow seamless interface with multi-phase controllers like TI's TPS40xxx series. |
| EN/PG dual-function pin | Single-pin bidirectional signaling: enables device and reports VDD/thermal status back to controller-eliminates need for separate PG line. |
| 0.4 Ω LGATE sink resistance | Ensures robust gate pull-down during high dV/dt transients, preventing Miller-induced turn-on and shoot-through in high-efficiency designs. |
Applications
| Server VRM Power Stage | Notebook CPU Core Regulator |
|---|---|
Use Scenario: High-current, multi-phase buck converter supplying core voltage to Intel Xeon or AMD EPYC processors in 1U/2U servers. IC Role / Device Role / Timing Role: Dual gate driver controlling parallel N-MOSFET pairs per phase; delivers 4 A sink current to rapidly discharge low-side gates at 1–2 MHz. Use Value: Adaptive 14 ns dead time prevents shoot-through losses across varying MOSFET Qg and board parasitics, improving full-load efficiency by ≥0.5% vs fixed-delay drivers. | Use Scenario: Compact, high-density VRM on thin-and-light notebook motherboard powering mobile CPUs with tight thermal constraints. IC Role / Device Role / Timing Role: Gate driver in 3–4 phase synchronous buck; leverages 3 mm × 3 mm VSON-8 package and integrated bootstrap diode to minimize footprint. Use Value: EN/PG pin provides power-good feedback to PMIC without extra signal routing; thermal shutdown (150 °C) protects against localized hot spots near CPU socket. |
| Synchronous Rectification | Pre-biased Output Startup |
Use Scenario: Secondary-side synchronous rectifier in isolated LLC or flyback converters for telecom or industrial power supplies. IC Role / Device Role / Timing Role: Drives low-side N-MOSFET as synchronous rectifier; accepts wide 2.0–13.2 V PWM input from opto-coupled or digital isolator outputs. Use Value: Wide PWM amplitude range eliminates level-shifting circuitry; 30 ns minimum pulse capability supports high-frequency zero-voltage switching topologies. | Use Scenario: Buck regulator powering FPGA or ASIC with pre-charged output capacitor-requiring controlled startup without reverse current. IC Role / Device Role / Timing Role: Uses 3-state PWM input to force both gates low during initial soft-start; EN/PG pin coordinates sequencing with upstream controller. Use Value: Prevents negative resonant voltage on output cap during startup; avoids inrush into pre-biased rail-enabling safe cold-boot in mission-critical systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual N-channel gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5113SDX/NOPB | Higher 5 A sink current but no integrated bootstrap diode; requires external diode and larger SOIC-8 footprint. | Better suited for ultra-high-current single-phase designs where bootstrap loss is acceptable trade-off for peak drive strength. | Choose LM5113SDX/NOPB only if >4 A sink is required and board space allows external diode + larger package. |
| UCC27282DRCR | 4 A sink/4 A source symmetric drive; no 3-state PWM input; fixed 10 ns dead time; 2.5–16 V VDD range. | Ideal for non-3-state controllers (e.g., analog PWM ICs) and applications needing matched high/low drive strength for bidirectional topologies. | Select UCC27282DRCR when symmetric sourcing/sinking or wider VDD range is prioritized over 3-state compatibility and adaptive dead time. |
Compared with LM5113SDX/NOPB and UCC27282DRCR, the TPS28225DRBR uniquely combines integrated bootstrap diode, adaptive dead-time control, and 3-state PWM support in a 3 mm × 3 mm thermally optimized package-making it optimal for space-constrained, multi-phase digital VRMs requiring robust shoot-through immunity and controller interoperability.
Availability
TPS28225DRBR is available at Aetrix Electronics and suitable for server VRMs, notebook CPU regulators, and synchronous rectifiers requiring stable component supply, long-term lifecycle assurance, and traceable sourcing for production programs.
Supply support for TPS28225DRBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with broad industrial and computing market reach.
The TPS28225DRBR belongs to TI's high-frequency power driver product line, engineered specifically for digitally controlled, multi-phase DC/DC converters demanding precision timing, shoot-through immunity, and compact thermal packaging in datacenter and portable computing applications.
FAQ
What is the maximum switching frequency supported by the TPS28225DRBR?
TPS28225DRBR supports switching frequencies up to 2 MHz, enabled by its 14 ns propagation delay, 10 ns rise/fall times, and ability to propagate <30 ns input PWM pulses. This capability is validated across –40°C to 125°C junction temperature with 3 nF capacitive load on UGATE/LGATE pins per the datasheet's Figure 5-10 and Figure 5-11.
Does the TPS28225DRBR require an external bootstrap diode?
No, the TPS28225DRBR integrates a bootstrap diode with 1.0 V forward voltage at 100 mA, eliminating the need for an external diode. This simplifies layout, reduces BOM count, and improves reliability in high-frequency synchronous buck designs-confirmed in Section 6.3.5 and Absolute Maximum Ratings Table 5.1.
How does the 3-state PWM input function on the TPS28225DRBR?
The TPS28225DRBR's 3-state PWM input detects high-impedance states lasting ≥250 ns and forces both UGATE and LGATE low. Its self-adjusting thresholds (1.0 V fixed low, amplitude-dependent high) accept 2.0–13.2 V PWM signals-detailed in Section 6.3.4 and Figure 5-19 of the TPS28225DRBR datasheet.
What is the purpose of the EN/PG pin on the TPS28225DRBR?
The EN/PG pin on the TPS28225DRBR serves dual functions: applying >2.1 V enables the driver, while the device pulls it low during UVLO (<3.0 V) or thermal shutdown (>150 °C) to signal fault condition to the controller-enabling coordinated system-level power sequencing per Section 6.3.3.
Can the TPS28225DRBR drive high-side and low-side MOSFETs in a half-bridge configuration?
Yes, the TPS28225DRBR is explicitly designed for half-bridge synchronous buck topologies: UGATE drives the high-side N-MOSFET gate referenced to PHASE, LGATE drives the low-side N-MOSFET gate referenced to GND, and the internal bootstrap diode sustains UGATE drive-verified in the Functional Block Diagram (Figure 6-2) and Pin Functions Table 4-1.
TPS28225DRBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-VDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 8.8V
- Logic Voltage - VIL, VIH:
- 0.8V, 2.1V
- Current - Peak Output (Source, Sink):
- 2A, 2A
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 33 V
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SON (3x3)
TPS28225DRBR FAQ
1.How can I place an order for TPS28225DRBR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS28225DRBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS28225DRBR reliable?
The price and inventory of TPS28225DRBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS28225DRBR is usually 5 days.
3.What payment methods are accepted for TPS28225DRBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS28225DRBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS28225DRBR?
TPS28225DRBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS28225DRBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS28225DRBR?
For technical support, including TPS28225DRBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS28225DRBR requirements.
6.How does Aetrix verify that TPS28225DRBR is sourced from the original manufacturer or authorized distributors?
All TPS28225DRBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS28225DRBR meets industry standards.
7.What is the process for return or replacement of TPS28225DRBR?
All TPS28225DRBR units undergo pre-shipment inspection (PSI). If there is an issue with TPS28225DRBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS28225DRBR part is unused and in its original packaging.
Return procedure for TPS28225DRBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS28225DRBR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

