Texas Instruments TPS28226DR
- Part No.:
- TPS28226DR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TPS28226DR.pdf
- Description:
- IC GATE DRVR HALF-BRIDGE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,452
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS28226DR from Texas Instruments is a high-frequency dual N-channel MOSFET gate driver IC optimized for synchronous buck and multi-phase DC-DC converters. It delivers 2-A source / 4-A sink drive capability, 14-ns adaptive dead-time control, and integrated bootstrap diode - enabling efficient, shoot-through–free operation up to 2 MHz switching frequency in VRMs, server power supplies, and notebook regulators.
For engineers reviewing the TPS28226DR datasheet, TPS28226DR pinout, TPS28226DR application, or TPS28226DR equivalent, key selection criteria include its 3-state PWM input compatibility, EN/PG dual-function pin, thermal-pad–enabled DFN-8 package (DRB), low-side sink RDS(on) of 0.4 Ω, and UVLO with 1.35-V hysteresis - all critical for high-density, high-reliability power stage design.
Technical Context
The TPS28226DR implements adaptive dead-time control via internal timing logic that prevents simultaneous conduction of high- and low-side MOSFETs. Its 3-state PWM input circuit self-adjusts upper threshold to 75% of input amplitude (1.0 V to 4.0 V window), enabling robust interoperability with analog/digital controllers across 2.0–13.2-V input signals.
It integrates a 1.0-V forward-drop bootstrap diode and supports bootstrapped high-side drive up to 8.8 V gate voltage. The EN/PG pin provides bidirectional communication: pulled low by internal FET during UVLO or thermal shutdown, signaling system controller readiness - while also serving as auxiliary enable input with 30-ns propagation delay relative to UGATE.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VDD Range | 6.8 V to 8.0 V - ensures stable gate drive voltage for optimal MOSFET RDS(on) and efficiency at 7–8 V nominal operation |
| UGATE/LGATE Drive | 2-A source / 4-A sink - sustains fast turn-on/turn-off of ≥40-A per-phase MOSFETs with <10-ns rise/fall times (CL = 3 nF) |
| Dead Time | 14 ns (typ) - adaptive timing prevents shoot-through current during high dV/dt phase-node transitions |
| UVLO Threshold | Rising: 6.70 V, Falling: 5.0 V, Hysteresis: 1.35 V - avoids oscillatory enable/disable during brown-out conditions |
| Thermal Shutdown | Rising: 160 °C, Falling: 140 °C - protects against sustained overload or poor PCB thermal design |
| Bootstrap Diode VF | 1.0 V @ 100 mA - minimizes charge loss and enables reliable high-frequency bootstrap capacitor recharge |
| 3-State Hold-off | 250 ns - guarantees clean shutdown without false triggering from noise or slow signal edges |
Pinout & Package
TPS28226DR is packaged in an 8-pin thermally enhanced VSON (DRB) package measuring 3.0 mm × 3.0 mm, with an exposed thermal pad on the bottom side that must be soldered and connected directly to GND for optimal thermal performance and EMI suppression.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| UGATE (Pin 1) | High-side gate driver output | Sinks/sources up to 2 A to drive N-channel MOSFET gate; referenced to PHASE node |
| BOOT (Pin 2) | Bootstrap supply input | Connects to bootstrap capacitor; supplies floating voltage for UGATE when LGATE is active |
| PWM (Pin 3) | 3-state PWM control input | Accepts 2.0–13.2-V logic; enters shutdown mode if held in 1.0–4.0-V window ≥250 ns |
| GND (Pin 4) | Power and signal ground reference | Common return for all currents; thermal pad must be soldered to GND plane |
| LGATE (Pin 5) | Low-side gate driver output | 4-A sink capability with 0.4-Ω on-resistance - holds MOSFET gate solidly below threshold during dV/dT events |
| VDD (Pin 6) | Bias supply input | Provides 6.8–8.0 V for internal logic and gate drivers; requires local 0.1-μF bypass capacitor to GND |
| EN/PG (Pin 7) | Enable / Power Good I/O | 1-MΩ pull-down enables auto-disable on open connection; pulled low internally during UVLO or thermal fault |
| PHASE (Pin 8) | Half-bridge switch node | Return path for UGATE; connects to source of high-side MOSFET and drain of low-side MOSFET |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive dead-time control | 14-ns minimum non-overlap between UGATE and LGATE - eliminates shoot-through without external timing components |
| Integrated bootstrap diode | 1.0-V forward drop @ 100 mA - reduces external component count and improves high-frequency bootstrap recharge efficiency |
| 3-state PWM input | Self-adjusting 1.0–4.0-V window with 250-ns hold-off - enables seamless shutdown coordination with multi-phase controllers |
| Dual-function EN/PG pin | 1-kΩ series resistance + internal 1-MΩ pull-down - supports both enable control and fault signaling without extra pins |
| Thermal-pad–enhanced DFN-8 | RθJB = 25.9 °C/W - enables >1.5× higher power dissipation vs SOIC-8, critical for compact VRM layouts |
Applications
| Desktop VRM Power Stage | Server Multi-Phase Converter |
|---|---|
|
Use Scenario: High-current CPU core voltage regulation in ATX desktop motherboards using 2–4 phase interleaved buck topology. IC Role / Device Role / Timing Role: Dual gate driver controlling complementary N-MOSFET pairs per phase; provides adaptive dead-time and bootstrap bias for high-side switches. Use Value: Enables 2-MHz operation with <10-ns edge rates, reducing output filter size and improving transient response under dynamic load steps. |
Use Scenario: 8–16 phase VR13/VR14 compliant power delivery for dual-socket Xeon servers with digital PWM controllers. IC Role / Device Role / Timing Role: Synchronous MOSFET driver with 3-state PWM input - synchronizes phase shutdown across all rails during processor C-states. Use Value: Eliminates need for external dead-time ICs or complex timing networks, simplifying layout and improving channel-to-channel timing matching. |
| Notebook DC-DC Regulator | Isolated Synchronous Rectifier |
|
Use Scenario: Compact 12-V input to 1.0–1.8-V output buck converter in ultrabook mainboard, requiring low EMI and high light-load efficiency. IC Role / Device Role / Timing Role: Gate driver with EN/PG bidirectional signaling - coordinates soft-start and pre-biased output startup with system PMIC. Use Value: 3-state input allows controlled low-side conduction during startup, avoiding negative output voltage spikes when powering pre-charged loads. |
Use Scenario: Secondary-side synchronous rectification in 48-V input telecom DC-DC modules with center-tapped transformer. IC Role / Device Role / Timing Role: High-speed driver for N-channel rectifiers; uses wide-input PWM (up to 13.2 V) to interface directly with transformer-coupled gate drive signals. Use Value: Integrated bootstrap diode and 8.8-V gate drive support full enhancement of low-RDS(on) MOSFETs, improving conversion efficiency by >1.2% vs Schottky solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual N-channel gate driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM5113SD | Higher VDD max (14 V), no integrated bootstrap diode, separate BOOT and VDD pins | Requires external bootstrap diode; better suited for >12-V input systems where internal diode would be reverse-biased | Select LM5113SD when operating above 8.8 V input or needing independent bootstrap supply control |
| UCC27201ADR | SOIC-8 only, no 3-state PWM input, fixed 50-ns dead time, higher LGATE sink RDS(on) (0.9 Ω) | Lacks adaptive dead-time and thermal-pad package - limited to lower-frequency, lower-current designs | Choose UCC27201ADR only for cost-sensitive, <1-MHz applications where 3-state control is unnecessary |
Compared with LM5113SD and UCC27201ADR, the TPS28226DR uniquely combines integrated bootstrap diode, adaptive 14-ns dead time, and 3-state PWM compatibility in a thermally enhanced DFN-8 - making it the preferred choice for high-density, high-efficiency multi-phase VRMs requiring precise timing control and minimal BOM count.
Availability
TPS28226DR is available at Aetrix Electronics and suitable for desktop VRMs, server multi-phase converters, and notebook DC-DC regulators requiring stable component supply, long-term lifecycle support, and traceable sourcing for production programs.
Supply support for TPS28226DR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 90 years of innovation in high-reliability electronic components.
The TPS28226DR belongs to TI's high-frequency power driver product line, designed specifically for advanced DC-DC converter topologies demanding precise timing, low shoot-through risk, and thermal resilience in space-constrained power stages.
FAQ
What is the required connection for the thermal pad on the TPS28226DR package?
The exposed thermal pad on the bottom side of the TPS28226DR must be soldered and electrically connected directly to the GND net and the GND plane of the PCB using the shortest possible trace. This connection is mandatory for thermal performance, EMI reduction, and functional reliability - failure to do so may cause thermal shutdown or degraded switching behavior in the TPS28226DR.
Does the TPS28226DR support 3-state PWM input, and how does it behave during shutdown?
Yes, the TPS28226DR supports 3-state PWM input with a self-adjusting 1.0–4.0-V window and 250-ns hold-off time. When the PWM signal remains within this window, both UGATE and LGATE are driven low, turning off both external MOSFETs. This feature enables coordinated multi-phase shutdown without requiring external logic - a core behavior confirmed in the TPS28226DR datasheet Section 7.3.4.
What is the maximum switching frequency supported by the TPS28226DR?
The TPS28226DR supports up to 2 MHz switching frequency, enabled by its 14-ns propagation delays, 10-ns rise/fall times (CL = 3 nF), and adaptive dead-time control. This specification is explicitly stated in the "Features" section and verified in Section 6.6 Switching Characteristics of the TPS28226DR datasheet (SLUS791A).
How does the EN/PG pin function in the TPS28226DR, and what happens during UVLO?
The EN/PG pin serves dual roles: as an enable input (≥2.1 V to activate) and as a power-good indicator (pulled low internally during UVLO or thermal shutdown). During UVLO, the TPS28226DR's internal MOSFET pulls EN/PG to GND through a 1-kΩ resistor - signaling system controller readiness. This bidirectional behavior is documented in Section 7.3.3 of the TPS28226DR datasheet.
What is the purpose of the integrated bootstrap diode in the TPS28226DR?
The integrated bootstrap diode in the TPS28226DR charges the external bootstrap capacitor from VDD when the low-side MOSFET is on, enabling high-side N-channel drive in half-bridge configurations. With a forward voltage of 1.0 V at 100 mA, it minimizes conduction loss and supports reliable high-frequency operation - a key differentiator versus drivers requiring external diodes, as specified in Section 7.3.5 of the TPS28226DR datasheet.
TPS28226DR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 6.8V ~ 8.8V
- Logic Voltage - VIL, VIH:
- -
- Current - Peak Output (Source, Sink):
- -
- Input Type:
- Non-Inverting
- High Side Voltage - Max (Bootstrap):
- 33 V
- Rise / Fall Time (Typ):
- 10ns, 10ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
TPS28226DR FAQ
1.How can I place an order for TPS28226DR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS28226DR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS28226DR reliable?
The price and inventory of TPS28226DR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS28226DR is usually 5 days.
3.What payment methods are accepted for TPS28226DR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS28226DR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS28226DR?
TPS28226DR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS28226DR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS28226DR?
For technical support, including TPS28226DR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS28226DR requirements.
6.How does Aetrix verify that TPS28226DR is sourced from the original manufacturer or authorized distributors?
All TPS28226DR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS28226DR meets industry standards.
7.What is the process for return or replacement of TPS28226DR?
All TPS28226DR units undergo pre-shipment inspection (PSI). If there is an issue with TPS28226DR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS28226DR part is unused and in its original packaging.
Return procedure for TPS28226DR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS28226DR Tags

-
ZXGD3009E6TA
Diodes Incorporated

-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments

-
MCP1416T-E/OT
Microchip Technology

-
MCP1402T-E/OT
Microchip Technology

-
MCP1415T-E/OT
Microchip Technology

-
MCP1401T-E/OT
Microchip Technology

-
IX4428NTR
Littelfuse Inc.

-
IRS2005STRPBF
Infineon Technologies

-
IRS2008STRPBF
Infineon Technologies

-
IX4310TTR
Littelfuse Inc.

-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
