My Inquiry
My Account
Texas Instruments TPS2835PWPR
- Part No.:
- TPS2835PWPR
- Manufacturer:
- Texas Instruments
- Category:
- Gate Drivers
- Package:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS2835PWPR.pdf
- Description:
- IC GATE DRVR HALF-BRIDG 14HTSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,179
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2835PWPR from Texas Instruments is a dual-channel, inverting-input MOSFET driver optimized for synchronous-buck power stages. It delivers 2.4-A peak high-side and low-side output current, supports 4.5–15-V supply voltage, features adaptive dead-time control to prevent shoot-through, and integrates an internal Schottky bootstrap diode. It is used in high-efficiency, high-current DC/DC converters such as 3.3-V/3-A point-of-load supplies.
For engineers reviewing the TPS2835PWPR datasheet, TPS2835PWPR pinout, TPS2835PWPR application, or TPS2835PWPR equivalent, key selection considerations include its inverting input logic, CROWBAR overvoltage protection, SYNC-controlled synchronous/nonsynchronous mode, and thermal performance in the thermally enhanced HTSSOP PowerPAD package.
Technical Context
The TPS2835PWPR implements a dual-driver architecture with independent high-side (floating bootstrap or ground-referenced) and low-side channels. Its adaptive dead-time circuit monitors the DT terminal connected to the power FET junction to dynamically delay turn-on transitions, eliminating shoot-through without fixed timing constraints.
Control logic includes TTL-compatible ENABLE (global disable), SYNC (low-side driver enable/disable), and CROWBAR (forced low-side activation during high-side fault). The inverting input configuration distinguishes it from the TPS2834 family, directly inverting the IN signal before driving both outputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 4.5 V to 15 V - Supports wide-input industrial and telecom DC/DC designs without external regulation. |
| Peak Output Current | 2.4 A (high-side sink/source), 3.5 A (low-side sink) - Drives low-rDS(on) N-channel MOSFETs in high-current buck stages up to 3 A load. |
| Rise/Fall Time | ≤50 ns (high-side), ≤30 ns (low-side) with 3.3-nF load - Enables high-frequency operation (>200 kHz) with minimal switching loss. |
| Operating Temperature | −40°C to 125°C virtual junction - Rated for under-hood automotive, industrial, and high-ambient embedded power applications. |
| Dead-Time Control | Adaptive DT input referenced to power FET junction - Eliminates shoot-through without fixed delay tuning or external components. |
| CROWBAR Protection | TTL-compatible active-low OVP override - Forces low-side FET conduction to clamp output during high-side short-circuit faults. |
| Input Logic Type | Inverting - IN signal polarity is inverted before driving both high-side and low-side outputs; differs from TPS2834's noninverting behavior. |
Pinout & Package
TPS2835PWPR is housed in a 14-pin HTSSOP PowerPAD (PWP) package with exposed thermal pad for enhanced heat dissipation. The package measures 5.0 mm × 6.4 mm × 1.2 mm and is RoHS-compliant with Level-2 moisture sensitivity rating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 ENABLE | Digital enable input | Active-high TTL-compatible global shutdown: pulls both drivers low when logic low. |
| 2 IN | Inverting control input | Drives high-side OFF / low-side ON when high; high-side ON / low-side OFF when low (inverted logic). |
| 3 CROWBAR | OVP override input | Active-low TTL input that forces low-side driver ON and high-side OFF during high-side FET fault. |
| 4, 9, 13 NC | No internal connection | Unbonded pins; must be left floating or grounded per layout best practice (no electrical function). |
| 5 SYNC | Synchronous mode control | High = synchronous rectification (low-side active); Low = nonsynchronous (low-side disabled). |
| 6 DT | Dead-time sensing node | Connected to power FET drain-source junction; enables adaptive timing to prevent shoot-through. |
| 7 PGND | Power ground reference | Low-impedance return path for high-current gate drive paths; separate from signal ground. |
| 8 VCC | Driver supply input | 4.5–15 V input; requires local 1-µF ceramic bypass capacitor to PGND for stability. |
| 10 LOWDR | Low-side gate driver output | Push-pull output capable of 3.5-A sink / 3-A source; drives N-channel MOSFET source terminal. |
| 11 BOOTLO | Bootstrap return node | Connects to high-side/low-side FET junction; forms return path for bootstrap capacitor charge/discharge. |
| 12 HIGHDR | High-side gate driver output | Bootstrapped push-pull output; sources/sinks 2.4-A peak into high-side N-FET gate. |
| 14 BOOT | Bootstrap supply terminal | Accepts floating voltage up to 30 V; connects to bootstrap capacitor top plate for high-side gate bias. |
Key Features
| Feature | Design Value |
|---|---|
| Inverting input logic | Directly inverts IN signal to coordinate complementary high-side/low-side switching without external inverters. |
| Integrated Schottky bootstrap diode | Eliminates need for external bootstrap diode, reducing BOM count and improving charge efficiency in bootstrap loop. |
| Adaptive dead-time control | Dynamically adjusts turn-on delays based on real-time FET junction voltage, ensuring robust shoot-through immunity across load/temperature. |
| CROWBAR overvoltage protection | Hardware-level fault response: overrides normal logic to clamp output via low-side FET during high-side short, protecting downstream loads. |
| Thermally enhanced HTSSOP PowerPAD | 2.07 °C/W junction-to-case thermal resistance enables >2.5 W continuous dissipation at 70°C ambient with proper PCB copper area. |
Applications
| Server VRM | Industrial PLC Power |
|---|---|
Use Scenario: 12-V input to 1.2-V/60-A CPU core supply in rack-mounted server motherboard. IC Role / Device Role / Timing Role: Dual-channel gate driver controlling parallel high-side/low-side N-FETs in multiphase synchronous buck stage. Use Value: 2.4-A peak drive capability ensures fast gate charging of paralleled low-rDS(on) FETs; adaptive dead-time maintains >94% efficiency at full load. |
Use Scenario: 24-V DC input to isolated 5-V/2-A auxiliary rail in programmable logic controller backplane. IC Role / Device Role / Timing Role: High-side/low-side driver enabling compact, thermally efficient buck converter with integrated OVP. Use Value: CROWBAR protection clamps output during field-induced high-side FET failure, preventing damage to I/O modules and sensors. |
| Telecom PoE PSE | Automotive ADAS Camera Module |
Use Scenario: Secondary-side 48-V to 3.3-V/1.5-A power for Ethernet PHY and microcontroller in IEEE 802.3bt PSE system. IC Role / Device Role / Timing Role: Inverting-input driver synchronizing with external PWM controller to regulate tightly-toleranced PoE auxiliary rail. Use Value: Inverting logic matches common controller output polarity; SYNC pin allows seamless transition between synchronous and diode-OR modes. |
Use Scenario: 12-V battery input to 1.8-V/1.2-A image sensor and 3.3-V/0.5-A ISP supply in rear-view camera ECU. IC Role / Device Role / Timing Role: Dual-output driver operating in −40°C to 125°C junction range for engine bay proximity mounting. Use Value: Extended temperature rating and PowerPAD thermal design ensure stable gate drive performance despite under-hood thermal cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar MOSFET driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2835D | Same functional spec, but in SOIC-14 (D) package without PowerPAD thermal enhancement. | Limited to lower-power or forced-air-cooled applications due to higher thermal resistance (7.49 mW/°C derating vs. 26.68 mW/°C for PWP). | Select TPS2835D only when board space permits larger SOIC footprint and thermal budget allows reduced power density. |
| TPS2834PWP | Noninverting input logic; otherwise identical pinout, specs, and package. | Requires inverted PWM signal or external inverter if interfacing with inverting controllers (e.g., TL5001A in Figure 17). | Choose TPS2834PWP when controller output polarity matches noninverting logic; verify IN signal alignment before substitution. |
Compared with TPS2835D and TPS2834PWP, the TPS2835PWPR uniquely combines inverting logic, HTSSOP PowerPAD thermal performance, and CROWBAR protection-making it optimal for space-constrained, high-reliability synchronous buck designs where fault tolerance and thermal headroom are critical.
Availability
TPS2835PWPR is available at Aetrix Electronics and suitable for high-current DC/DC converters, industrial power supplies, and automotive ADAS subsystems requiring stable component supply and long-term manufacturability.
Supply support for TPS2835PWPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in high-reliability power solutions.
The TPS283x series was designed specifically for synchronous-buck power stages in high-performance, high-current applications where shoot-through prevention, thermal efficiency, and fault resilience are essential.
FAQ
What is the function of the DT pin on the TPS2835PWPR?
The DT (dead-time) pin on the TPS2835PWPR is a sensing input connected to the drain-source junction of the power FETs. It enables adaptive dead-time control by monitoring the voltage at that node to dynamically delay high-side or low-side turn-on, thereby preventing shoot-through current without fixed timing components or calibration.
Does the TPS2835PWPR require an external bootstrap diode?
No, the TPS2835PWPR integrates an internal Schottky bootstrap diode connected between VCC and BOOT. This eliminates the need for an external diode, reduces component count, improves bootstrap capacitor charging efficiency, and simplifies layout-especially critical in high-density power supply designs.
How does the CROWBAR feature protect the system when using the TPS2835PWPR?
When the CROWBAR pin is driven low, the TPS2835PWPR immediately disables the high-side driver and forces the low-side driver ON-regardless of IN, ENABLE, or SYNC states. This clamps the output to ground, limiting overvoltage during high-side FET short-circuit failures and protecting downstream loads like processors or sensors.
What is the difference between TPS2835PWPR and TPS2834PWPR?
The TPS2835PWPR has an inverting input logic configuration, while the TPS2834PWPR uses noninverting logic. All other specifications-including pinout, package, drive strength, dead-time control, CROWBAR, and SYNC functionality-are identical. Signal polarity compatibility with the controller must be verified before substitution.
Can the TPS2835PWPR operate with a 3.3-V input supply?
No, the TPS2835PWPR requires a minimum supply voltage of 4.5 V on VCC. Operation below this threshold is outside recommended conditions and may result in unreliable gate drive, undefined logic states, or failure to meet specified rise/fall time and output current performance.
TPS2835PWPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Driven Configuration:
- Half-Bridge
- Channel Type:
- Synchronous
- Number of Drivers:
- 2
- Gate Type:
- N-Channel MOSFET
- Voltage - Supply:
- 4.5V ~ 15V
- Logic Voltage - VIL, VIH:
- 1V, 2V
- Current - Peak Output (Source, Sink):
- 2.7A, 2.4A
- Input Type:
- Inverting
- High Side Voltage - Max (Bootstrap):
- 28 V
- Rise / Fall Time (Typ):
- 50ns, 40ns
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-HTSSOP
TPS2835PWPR FAQ
1.How can I place an order for TPS2835PWPR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2835PWPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2835PWPR reliable?
The price and inventory of TPS2835PWPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2835PWPR is usually 5 days.
3.What payment methods are accepted for TPS2835PWPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2835PWPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2835PWPR?
TPS2835PWPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2835PWPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2835PWPR?
For technical support, including TPS2835PWPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2835PWPR requirements.
6.How does Aetrix verify that TPS2835PWPR is sourced from the original manufacturer or authorized distributors?
All TPS2835PWPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2835PWPR meets industry standards.
7.What is the process for return or replacement of TPS2835PWPR?
All TPS2835PWPR units undergo pre-shipment inspection (PSI). If there is an issue with TPS2835PWPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2835PWPR part is unused and in its original packaging.
Return procedure for TPS2835PWPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2835PWPR Tags
-
ZXGD3009E6TA
Diodes Incorporated
-
1EDN7512BXTSA1
Infineon Technologies
-
UCC27517DBVR
Texas Instruments
-
MCP1416T-E/OT
Microchip Technology
-
MCP1402T-E/OT
Microchip Technology
-
MCP1415T-E/OT
Microchip Technology
-
MCP1401T-E/OT
Microchip Technology
-
IX4428NTR
Littelfuse Inc.
-
IRS2005STRPBF
Infineon Technologies
-
IRS2008STRPBF
Infineon Technologies
-
IX4310TTR
Littelfuse Inc.
-
2EDN7524RXTMA1
Infineon Technologies
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
