Texas Instruments TPS61121PW
- Part No.:
- TPS61121PW
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS61121PW.pdf
- Description:
- IC BOOST CONV DUAL-OUT 16-TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,216
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61121PW from Texas Instruments is a synchronous boost converter with integrated 200-mA LDO, designed for single-cell Li-Ion/Li-Polymer or dual–quadruple alkaline/NiMH battery-powered portable systems. It delivers a fixed 3.3-V DC-DC output (≥250 mA at 1.8-V input) and a fixed 1.5-V LDO output (≥120 mA), operating from 1.8 V to 5.5 V input with 95% peak efficiency and 40-µA typical quiescent current.
For engineers reviewing the TPS61121PW datasheet, TPS61121PW pinout, TPS61121PW application, or TPS61121PW equivalent, key selection considerations include its dual-output architecture (boost + post-regulated LDO), low-battery detection interface (LBI/LBO), power-good signaling (PGOOD), thermal shutdown, and compatibility with compact TSSOP-16 layout in space-constrained handheld devices.
Technical Context
The TPS61121PW implements a fixed-frequency (500 kHz nominal), multiple feed-forward PWM controller with synchronous rectification using integrated N- and P-channel MOSFETs. It senses input voltage, output voltage, NMOS switch voltage drop, and peak switch current (1300 mA typ.) to dynamically adjust duty cycle and maintain regulation across wide load and input ranges.
Its dual-ground architecture separates signal ground (GND) from power ground (PGND) to prevent noise coupling, while an integrated antiringing switch suppresses SW-node oscillation in discontinuous conduction mode. The LDO stage supports back-bias operation and independent enable control (LDOEN), allowing seamless switchover between battery-derived and external power sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DC-DC Output Voltage | Fixed 3.3 V ±3% - enables direct powering of 3.3-V logic without external feedback resistors |
| LDO Output Voltage | Fixed 1.5 V ±3% - supplies low-voltage analog or RF circuitry requiring stable sub-1.8-V rail |
| Input Voltage Range | 1.8 V to 5.5 V - supports full discharge curve of one-cell Li-Ion (2.5–4.2 V) and multi-cell alkaline/NiMH |
| DC-DC Peak Switch Current | 1300 mA typ. - limits inductor stress and enables ≥250 mA continuous output at 1.8-V input |
| Total Quiescent Current | 40 µA typ. - minimizes standby drain in always-on battery applications like PDAs or MP3 players |
| Efficiency (Peak) | 95% - achieved via synchronous rectification and low RDS(on) switches, reducing thermal load in sealed enclosures |
| Thermal Resistance (RθJA) | 100.5 °C/W (TSSOP-16) - defines maximum power dissipation before thermal shutdown at 125°C junction |
Pinout & Package
TSSOP-16 package (5.00 mm × 4.40 mm body), thermally enhanced with exposed pad not connected internally; requires PCB thermal relief and GND connection per TI layout guidelines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 7) | DC-DC enable input | Active-high logic control: ties to system MCU GPIO to disable boost stage and disconnect load during deep sleep |
| LDOEN (Pin 8) | LDO enable input | Independent active-high control: allows LDO to remain active even when boost is disabled (e.g., USB-powered mode) |
| VOUT (Pin 16) | DC-DC regulated output | Primary 3.3-V supply rail; connects directly to load with local 10-µF ceramic output capacitor |
| LDOOUT (Pin 10) | LDO regulated output | Secondary 1.5-V rail; isolated from VOUT by internal pass FET to prevent backfeed when LDOIN < LDOOUT |
| PGOOD (Pin 14) | Power-good open-drain output | Signals valid DC-DC output (≥92% of 3.3 V); pulls low to reset microcontroller or enable downstream LDOs |
| LBI (Pin 5) | Low-battery comparator input | Accepts scaled battery voltage; triggers LBO when input drops below 500 mV (490–510 mV threshold) |
| GND (Pin 12) | Signal ground reference | Reference for all control logic, FB, EN, SKIPEN; must be star-connected to PGND at single point near IC |
| PGND (Pin 3) | Power ground return | High-current return path for SWP/SWN switches and LDO pass element; minimizes switching noise injection into control circuitry |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous boost + integrated LDO | Eliminates need for discrete second regulator; reduces BOM count and PCB area in dual-rail portable designs |
| Load disconnect during shutdown | Internal circuitry isolates VOUT and LDOOUT from VBAT when EN = LDOEN = low - prevents battery drain in storage |
| Low-EMI antiringing switch | Clamps SW node to VBAT during DCM, suppressing >100-MHz ringing and easing EMI compliance testing |
| Power save mode (SKIPEN controllable) | Enables pulse-skipping at light loads to maintain >85% efficiency down to 100-µA output current |
| Overtemperature protection | Shuts down at 140°C junction temperature with 20°C hysteresis - protects against thermal runaway in enclosed housings |
Applications
| Portable Audio Players | Handheld Medical Monitors |
|---|---|
Use Scenario: MP3 player powered by single-cell Li-Polymer battery (2.7–4.2 V) with 3.3-V DSP and 1.5-V audio codec. IC Role / Device Role / Timing Role: Dual-output power manager providing regulated 3.3-V rail for digital processing and 1.5-V rail for analog audio front-end. Use Value: Enables full battery utilization (down to 1.8 V) while maintaining clean, low-noise analog supply - extends playback time by >20% vs. linear-only solutions. |
Use Scenario: Battery-operated blood glucose meter with LCD display, sensor interface, and Bluetooth LE radio. IC Role / Device Role / Timing Role: Primary power IC generating 3.3-V system rail and 1.5-V reference for precision ADC and op-amps. Use Value: Integrated LDO eliminates external low-dropout regulator, reducing component count and improving measurement accuracy via PSRR >60 dB at 100 kHz. |
| Industrial Handheld Scanners | USB-Powered Test Probes |
Use Scenario: Rugged barcode scanner using dual-cell NiMH (2.4–3.0 V) with 3.3-V MCU and 1.5-V laser driver. IC Role / Device Role / Timing Role: Boost converter powers main logic; LDO supplies laser bias with fast transient response to enable/disable pulses. Use Value: LDOEN pin allows independent laser power control without disrupting MCU supply - improves scan reliability and battery life. |
Use Scenario: Field-service probe drawing power from USB host (5 V) but requiring 3.3-V logic and 1.5-V analog reference. IC Role / Device Role / Timing Role: Operates in LDOIN = USB 5 V mode to generate 3.3 V (via boost) and 1.5 V (via LDO) - bypassing battery entirely. Use Value: Back-bias capable LDO permits seamless transition between battery and USB power without diode OR-ing or sequencing logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost+LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61221DRCR | Single-output boost only (no integrated LDO); 3.3-V fixed, 300-mA max; 2.5-V min input; 1.5-mm × 2.0-mm WSON-6 | Requires external LDO for second rail; suitable only where board space is extreme constraint and dual-rail not mandatory | Select if only 3.3-V rail needed and footprint < 3 mm² is critical; not a functional substitute for TPS61121PW's dual-output capability |
| MAX8642ETA+ | Boost + LDO architecture; 3.3-V boost (200 mA), 1.8-V LDO (250 mA); 1.8–5.5-V input; 16-pin TQFN; no PGOOD or LBI/LBO | Lacks battery monitoring and power-good signaling - requires external comparators and supervisors for safety-critical use | Choose when LDO voltage flexibility (1.8 V) outweighs missing fault indicators; verify thermal performance (RθJA = 55°C/W) in same layout |
Compared with TPS61121PW, TPS61221DRCR omits the LDO entirely - eliminating dual-rail functionality but shrinking size and cost; MAX8642ETA+ provides similar dual-rail capability but lacks integrated battery monitoring and power-good, increasing system-level component count and validation effort.
Availability
TPS61121PW is available at Aetrix Electronics and suitable for portable medical devices, handheld industrial scanners, USB-powered test equipment, and consumer audio products requiring stable component supply across long production lifecycles.
Supply support for TPS61121PW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and high-volume manufacturing reliability.
The TPS6112x product line was engineered specifically for ultra-low-power, dual-rail portable electronics - integrating boost conversion, post-regulation, battery supervision, and fault signaling into a single TSSOP/VQFN package to reduce system complexity and bill-of-materials cost.
FAQ
What is the minimum input voltage required for TPS61121PW to regulate its 3.3-V output?
The TPS61121PW maintains regulation of its fixed 3.3-V DC-DC output down to a 1.8-V input voltage under typical conditions. Below 1.8 V, undervoltage lockout disables the device to prevent malfunction. At 1.8-V input, it delivers ≥250 mA to the 3.3-V rail with >85% efficiency, enabling full utilization of single-cell Li-Ion discharge curves.
Can the TPS61121PW operate with the LDO enabled while the boost converter is disabled?
Yes, the TPS61121PW supports independent control: the LDO can remain active (via LDOEN = high) even when the boost converter is disabled (EN = low). This allows the LDO to supply its 1.5-V output from an external source (e.g., USB 5 V applied to LDOIN) while the boost stage is off - enabling flexible power-source arbitration without additional external switches.
How does the low-battery detection (LBI/LBO) function on the TPS61121PW?
The TPS61121PW's LBI pin accepts a scaled-down battery voltage; when that voltage falls below 500 mV (with 10-mV hysteresis), the open-drain LBO pin pulls low. The function is active only when EN = high. For example, a 1-MΩ/1-MΩ resistor divider on a 3.6-V battery yields 1.8 V at LBI - triggering LBO when battery drops to ~2.7 V, providing early warning before system brownout.
Does the TPS61121PW require external components for stable operation?
Yes, the TPS61121PW requires external components per TI's recommended schematic: a 10-µH power inductor (e.g., Sumida CDRH73–100), 10-µF ceramic output capacitor on VOUT, 2.2-µF ceramic on LDOOUT, 100-µF low-ESR tantalum on input, and 2.2-µF ceramic on LDOIN. These ensure stability, transient response, and EMI compliance - omitting any compromises efficiency or reliability.
What thermal considerations apply to the TPS61121PW in TSSOP-16 package?
The TPS61121PW in TSSOP-16 has a junction-to-ambient thermal resistance (RθJA) of 100.5°C/W. To avoid thermal shutdown at 125°C junction, average power dissipation must stay below ~500 mW with standard 2-layer PCB copper. TI recommends 250 mm² of 1-oz copper connected to PGND and GND pins, plus thermal vias under the exposed pad area (if used per layout guidelines) to improve heat transfer.
TPS61121PW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Applications:
- Handheld/Mobile Devices
- Current - Supply:
- 10µA
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
TPS61121PW FAQ
1.How can I place an order for TPS61121PW through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61121PW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61121PW reliable?
The price and inventory of TPS61121PW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61121PW is usually 5 days.
3.What payment methods are accepted for TPS61121PW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61121PW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61121PW?
TPS61121PW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61121PW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61121PW?
For technical support, including TPS61121PW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61121PW requirements.
6.How does Aetrix verify that TPS61121PW is sourced from the original manufacturer or authorized distributors?
All TPS61121PW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61121PW meets industry standards.
7.What is the process for return or replacement of TPS61121PW?
All TPS61121PW units undergo pre-shipment inspection (PSI). If there is an issue with TPS61121PW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61121PW part is unused and in its original packaging.
Return procedure for TPS61121PW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61121PW Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
