Texas Instruments TPS61122PWR
- Part No.:
- TPS61122PWR
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS61122PWR.pdf
- Description:
- IC BOOST CONV DUAL-OUT 16-TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,895
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS61122PWR from Texas Instruments is a synchronous boost converter with integrated 3.3-V/3.3-V dual-output power management IC for single-cell Li-ion or multi-cell alkaline/NiMH battery systems. It delivers up to 500 mA from the boost stage and 200 mA from the LDO, operates from 1.8 V to 5.5 V input, features 40-µA quiescent current, and includes power-good, low-battery detection, and thermal protection - used in portable audio, PDAs, and USB-powered instrumentation.
For engineers reviewing the TPS61122PWR datasheet, TPS61122PWR pinout, TPS61122PWR application, or TPS61122PWR equivalent, key selection considerations include fixed 3.6-V boost output + fixed 3.3-V LDO output, TSSOP-16 package with separate PGND/GND pins, 500-kHz PWM operation with power-save mode, and integrated antiringing switch for EMI reduction in space-constrained battery-powered designs.
Technical Context
The TPS61122PWR implements a fixed-frequency (500 kHz) PWM controller with multiple feedforward control - monitoring VIN, VOUT, and NMOS switch voltage drop to directly adjust duty cycle without relying solely on error amplifier feedback. Peak switch current is internally limited to 1300 mA (typ), and soft-start limits inrush during startup by restricting initial duty cycle and reducing current limit to 40% of nominal until regulation is achieved.
Its dual-output architecture separates regulation paths: the boost stage uses FB-sensed feedback (for adjustable versions) or internal divider (for fixed 3.6 V), while the LDO employs LDOSENSE-connected feedback (shorted to LDOOUT for fixed 3.3 V). The LDO supports back-bias operation and independent enable via LDOEN, decoupled from EN control of the boost stage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Boost Output Voltage | Fixed 3.6 V ±3% - eliminates external resistor divider; stable for powering 3.3-V logic rails with margin. |
| LDO Output Voltage | Fixed 3.3 V ±3% - internally trimmed; requires LDOSENSE tied to LDOOUT; suitable for noise-sensitive analog or I/O supplies. |
| Input Voltage Range | 1.8 V to 5.5 V - supports full discharge curve of one-cell Li-ion (2.5–4.2 V) and two-to-four-cell alkaline/NiMH (2.0–6.0 V). |
| Max Boost Output Current | 500 mA at VIN ≥ 2.4 V - sufficient for display backlight drivers or RF modules in handheld devices. |
| Max LDO Output Current | 200 mA - enables clean local regulation for microcontrollers or sensors without requiring external LDO. |
| Quiescent Current | 40 µA (typ) total - extends battery life in always-on monitoring or sleep-mode applications. |
| Switching Frequency | 500 kHz (typ) - balances inductor size (10 µH typical) and efficiency; power-save mode reduces frequency at light loads. |
Pinout & Package
The TPS61122PWR is housed in a 16-pin TSSOP package (5.00 mm × 4.40 mm) with exposed thermal pad not connected internally; GND and PGND must be joined at a single point near Pin 12 to minimize ground bounce.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SWP (Pin 1) | Boost rectifier switch input | Connects to source of internal PMOS synchronous rectifier; ties to inductor and output capacitor anode. |
| SWN (Pin 2) | Boost main switch input | Drain of internal NMOS switch; connects to inductor and SWP node; high di/dt path requiring tight layout. |
| PGND (Pin 3) | Power ground return | Return path for high-current boost switching loop; must be isolated from signal GND except at single-point tie. |
| VBAT (Pin 4) | Main input supply | Accepts 1.8–5.5 V battery or adapter input; feeds both boost and LDO stages; bypass with 10 µF ceramic. |
| LBI (Pin 5) | Low-battery comparator input | Monitors scaled battery voltage; threshold = 500 mV ±10 mV; requires resistive divider if active; float prohibited. |
| SKIPEN (Pin 6) | Power-save mode control | High = enable pulse-skipping at light load; low = forced PWM mode; improves light-load efficiency by >15%. |
| EN (Pin 7) | Boost enable input | Active-high logic; pulls high to enable boost; ties to GND to fully disconnect load from battery during shutdown. |
| LDOEN (Pin 8) | LDO enable input | Independent of EN; high = enable LDO from LDOIN; low = disable LDO and block reverse current. |
| LDOIN (Pin 9) | LDO input supply | Accepts input from VBAT, VOUT, or external rail; supports back-bias operation when LDOOUT > LDOIN. |
| LDOOUT (Pin 10) | LDO regulated output | Delivers fixed 3.3 V; short LDOSENSE to this pin for fixed-output configuration; bypass with 2.2 µF ceramic. |
| LDOSENSE (Pin 11) | LDO feedback input | Tied to LDOOUT for fixed 3.3 V; used with external resistor divider only for adjustable LDO versions (not TPS61122). |
| GND (Pin 12) | Signal/logic ground | Reference for EN, SKIPEN, LDOEN, FB, PGOOD, LBO; must connect to PGND at single point near Pin 12. |
| LBO (Pin 13) | Low-battery open-drain output | Active-low flag; pulled high externally; asserts when LBI < 500 mV; high-impedance when EN = low. |
| PGOOD (Pin 14) | Boost power-good indicator | Open-drain output; pulled high externally; asserts after soft-start when VOUT is within 92% of target (3.31 V). |
| FB (Pin 15) | Boost feedback input | Internally connected to fixed 3.6-V divider; left unconnected for TPS61122; used with external resistors only for adjustable versions. |
| VOUT (Pin 16) | Boost regulated output | Delivers fixed 3.6 V; supplies LDOIN or system loads; bypass with 100 µF low-ESR tantalum and 10 µF ceramic. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectification | 95% peak efficiency achieved via integrated NMOS/PMOS switches - eliminates Schottky losses and reduces thermal load in compact layouts. |
| Integrated antiringing switch | Dampens SW-node ringing in discontinuous conduction mode - lowers radiated EMI without external snubbers or ferrite beads. |
| Load disconnect during shutdown | Backgate control circuit isolates VOUT from VBAT when EN = low - prevents battery drain even with output capacitors charged. |
| Independent LDO enable | LDOEN pin allows sequenced power-up: boost enabled first, then LDO activated after PGOOD assertion - avoids brownout on shared rails. |
| Thermal and overcurrent protection | 140°C overtemperature shutdown with 20°C hysteresis and 1300-mA peak switch current limit - protects against sustained overload or poor heatsinking. |
Applications
| Portable Audio Players | Handheld Medical Monitors |
|---|---|
Use Scenario: MP3 player powered by single-cell Li-ion battery requiring 3.6 V for OLED display and 3.3 V for audio DAC and microcontroller. IC Role / Device Role / Timing Role: Dual-output power manager providing regulated boost and LDO outputs from variable battery voltage. Use Value: Eliminates need for discrete boost + LDO ICs; 40-µA quiescent current extends playback time between charges. | Use Scenario: Battery-operated blood glucose meter with LCD, sensor interface, and Bluetooth LE radio. IC Role / Device Role / Timing Role: Primary power IC generating stable 3.6 V for display driver and 3.3 V for MCU/radio from 2.5–4.2 V Li-ion stack. Use Value: Integrated PGOOD and LBO enable safe low-battery shutdown and display warning before critical voltage. |
| USB-Powered Test Instruments | Industrial Handheld Scanners |
Use Scenario: Portable oscilloscope module drawing power from USB host (5 V) or internal Li-ion battery (3.7 V nominal). IC Role / Device Role / Timing Role: Dual-input capable regulator using VBAT or VOUT as LDOIN source - enables seamless switchover between USB and battery. Use Value: Back-bias tolerant LDO allows VOUT to power LDOIN when USB is present, avoiding voltage inversion issues. | Use Scenario: Rugged barcode scanner operating from two AA alkaline cells (2.0–3.2 V) with 3.3-V logic and 3.6-V laser diode driver. IC Role / Device Role / Timing Role: Wide-input boost converter maintaining regulated outputs across full battery discharge curve. Use Value: 1.8-V start-up capability ensures operation down to end-of-life battery voltage without brownouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost+LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS61088RHLR | Single-output 10-A boost IC (no integrated LDO); requires external LDO for second rail; higher peak current (10 A vs 1.3 A). | Used where high-current boost is primary need and LDO is secondary; lacks built-in low-battery detection and PGOOD. | Select when >500 mA boost current is required and board space allows discrete LDO placement. |
| MAX8646ETE+ | 3.3-V/3.3-V dual-output boost+LDO in 20-pin TQFN; lower quiescent current (25 µA); no integrated antiringing switch. | Targets ultra-low-power wearables; lacks LBI/LBO and PGOOD; smaller package but no thermal pad. | Select for sub-20-µA system sleep current and minimal footprint where EMI filtering is handled externally. |
Compared with TPS61122PWR, TPS61088RHLR offers higher boost current but adds design complexity with external LDO and missing battery-monitoring features, while MAX8646ETE+ reduces quiescent current and size but sacrifices integrated diagnostics and EMI mitigation - making TPS61122PWR optimal for balanced performance in mid-power portable instrumentation.
Availability
TPS61122PWR is available at Aetrix Electronics and suitable for portable medical monitors, USB-powered test equipment, and industrial handheld scanners requiring stable component supply with guaranteed long-term manufacturability.
Supply support for TPS61122PWR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in power management IC design and high-volume manufacturing reliability.
The TPS6112x product line was engineered specifically for space-constrained, battery-powered portable electronics needing dual regulated rails from a single low-voltage source - emphasizing efficiency, integration, and robust protection features.
FAQ
What is the fixed output voltage configuration of the TPS61122PWR?
The TPS61122PWR provides a fixed 3.6-V boost output and a fixed 3.3-V LDO output. These values are trimmed internally - no external resistors are needed on FB or LDOSENSE. The LDOSENSE pin must be shorted to LDOOUT to configure the fixed 3.3-V mode, as specified in the device options table for TPS61122PW.
Does the TPS61122PWR support back-bias operation on its LDO stage?
Yes, the TPS61122PWR LDO supports back-bias operation: when an external supply applied to LDOIN is lower than LDOOUT, current will not flow backward into LDOIN due to internal blocking. This allows safe connection of LDOOUT to VOUT or other system rails without risk of reverse current, provided LDOEN is asserted.
How does the TPS61122PWR handle shutdown and load isolation?
When EN is pulled low, the TPS61122PWR disables the boost converter, turns off all internal control circuits including the low-battery comparator, and activates a backgate control circuit that isolates VOUT from VBAT. This prevents battery drain through output capacitors - a key advantage over conventional synchronous rectifiers where body diodes conduct during shutdown.
What is the purpose of the separate PGND and GND pins on the TPS61122PWR?
The TPS61122PWR uses separate PGND (Pin 3) and GND (Pin 12) pins to isolate high-current switching return paths from sensitive signal references. PGND carries pulsed inductor current; GND serves as reference for EN, SKIPEN, LDOEN, and PGOOD. They must be connected at a single point near Pin 12 to prevent ground bounce from corrupting control signals.
Can the TPS61122PWR operate from a 1.8-V input and still deliver rated output current?
Yes - the TPS61122PWR supports 1.8-V minimum input and delivers up to 500 mA boost output when VIN ≥ 2.4 V. At 1.8 V, maximum output current is reduced (e.g., ~200 mA at 3.6 V) due to duty-cycle limitations, but regulation is maintained across the full 1.8–5.5 V range per datasheet Figure 1 and Table 2.
TPS61122PWR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Applications:
- Handheld/Mobile Devices
- Current - Supply:
- 10µA
- Voltage - Supply:
- 1.8V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
TPS61122PWR FAQ
1.How can I place an order for TPS61122PWR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS61122PWR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS61122PWR reliable?
The price and inventory of TPS61122PWR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS61122PWR is usually 5 days.
3.What payment methods are accepted for TPS61122PWR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS61122PWR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS61122PWR?
TPS61122PWR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS61122PWR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS61122PWR?
For technical support, including TPS61122PWR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS61122PWR requirements.
6.How does Aetrix verify that TPS61122PWR is sourced from the original manufacturer or authorized distributors?
All TPS61122PWR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS61122PWR meets industry standards.
7.What is the process for return or replacement of TPS61122PWR?
All TPS61122PWR units undergo pre-shipment inspection (PSI). If there is an issue with TPS61122PWR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS61122PWR part is unused and in its original packaging.
Return procedure for TPS61122PWR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS61122PWR Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
