My Inquiry
My Account
Texas Instruments TPS650006RTET
- Part No.:
- TPS650006RTET
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
TPS650006RTET.pdf
- Description:
- IC CONV STP-DWN 2.25MHZ DL 16QFN
- Quantity:
- Payment:
- Shipping:
Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS650006RTET from Texas Instruments is a highly integrated power management IC (PMIC) for portable applications, combining a 600-mA step-down DC-DC converter, two fixed-output LDO regulators (VLDO1 = 3.3 V, VLDO2 = 1.8 V), and spread-spectrum clocking to reduce EMI. It operates from 2.3 V to 6 V input, delivers regulated outputs with ±1.5% DC-DC accuracy in PWM mode, and supports sequencing via independent enable pins - used in smart phones and embedded processor power rails.
For engineers reviewing the TPS650006RTET datasheet, TPS650006RTET pinout, TPS650006RTET application, or TPS650006RTET equivalent, key selection criteria include its 2.25-MHz fixed-frequency operation, dual-LDO independence, thermal shutdown at 150°C, WQFN-16 package with exposed thermal pad, and compatibility with low-ESR ceramic output capacitors (10–22 μF).
Technical Context
The TPS650006RTET integrates a synchronous buck converter with internal high- and low-side MOSFETs (RDS(on) = 240 mΩ / 185 mΩ), programmable via FB_DCDC feedback, and two independent LDOs each rated for 300 mA with dropout voltage ≤370 mV at full load. Its MODE pin selects between automatic PFM/PWM transition or forced PWM operation to balance efficiency and noise.
Unlike TPS65001 variants, TPS650006RTET omits the supply voltage supervisor (SVS), lacks RST/MR/TRST pins, and uses a 16-pin WQFN (RTE) package. All control logic, oscillator, bandgap reference, and SSC generator are monolithically integrated - no external timing components required beyond standard input/output capacitors and inductor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DC-DC Output Current | 600 mA maximum - sufficient for core voltage of mid-tier ARM Cortex-A processors or FPGA I/O banks. |
| DC-DC Switching Frequency | 2.25 MHz nominal - enables use of compact 2.2 µH inductors and reduces output ripple without increasing filter size. |
| LDO1 Output Voltage | Fixed 3.3 V - eliminates external resistor divider, simplifies layout for USB PHY or SD card interface rails. |
| LDO2 Output Voltage | Fixed 1.8 V - matches common I/O voltage for DDR2/DDR3 memory interfaces or digital baseband subsystems. |
| Input Voltage Range | 2.3 V to 6 V - supports single-cell Li-ion (3.0–4.2 V), Li-polymer, or dual-cell alkaline/battery-backed systems. |
| Thermal Shutdown Threshold | 150°C with 30°C hysteresis - protects against sustained overload or poor PCB thermal design without latch-up. |
| Quiescent Current (DC-DC active) | 4 mA typical in forced-PWM mode - critical for always-on system monitoring functions with minimal battery drain. |
Pinout & Package
TPS650006RTET is housed in a 3.0 mm × 3.0 mm, 16-pin WQFN package (RTE) with an exposed thermal pad for enhanced heat dissipation. Pin numbering follows standard top-view orientation with pin 1 at bottom-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | EN_LDO1 | Active-high enable for 3.3-V LDO - controls power sequencing; requires pull-down for default disable. |
| 2 | EN_LDO2 | Active-high enable for 1.8-V LDO - independent from EN_LDO1, enabling staggered startup or dynamic rail shutdown. |
| 3 | PG | Open-drain power-good output - pulled low only when all enabled rails (DC-DC, LDO1, LDO2) are within regulation. |
| 4 | PGND | Power ground return - must be connected directly to exposed thermal pad and low-impedance ground plane. |
| 5 | SW | Switch node - connects to inductor; carries high di/dt; requires tight loop routing with minimal trace length. |
| 6 | VINDCDC | Main input for DC-DC stage - supplies converter, internal logic, and oscillator; must be decoupled with ≥10 µF ceramic capacitor. |
| 7 | MODE | Mode select - high = forced PWM (low noise, constant fSW); low = auto PFM/PWM (high light-load efficiency). |
| 8 | EN_DCDC | Active-high enable for buck converter - gate for main power domain; tied high for continuous operation. |
| 9 | FB_DCDC | DC-DC feedback input - connects to resistive divider from VDCDC; sets output voltage (1.2 V for TPS650006). |
| 10 | AGND | Analog ground - reference for FB pins and internal comparators; star-connected to PGND near IC for noise immunity. |
| 11 | FB_LDO1 | LDO1 feedback input - unused in TPS650006 (fixed 3.3 V); must be tied to VLDO1 per datasheet guidance. |
| 12 | VLDO1 | 3.3-V LDO output - supplies noise-sensitive analog or interface circuits; requires ≥2.2 µF ceramic output capacitor. |
| 13 | VINLDO1 | LDO1 input - can be sourced from VINDCDC or separate rail; supports input up to 6 V with 1.6 V minimum. |
| 14 | FB_LDO2 | LDO2 feedback input - unused in TPS650006 (fixed 1.8 V); must be tied to VLDO2 per datasheet guidance. |
| 15 | VINLDO2 | LDO2 input - independently powered; allows different input sources (e.g., battery vs. DC-DC output) for rail isolation. |
| 16 | VLDO2 | 1.8-V LDO output - optimized for digital I/O domains; low PSRR above 10 kHz ensures clean signaling. |
Key Features
| Feature | Design Value |
|---|---|
| Spread-spectrum clocking (SSC) | Reduces peak EMI by modulating switching frequency - eliminates need for external EMI filters in space-constrained handhelds. |
| Independent LDO enables | Enables precise power sequencing (e.g., LDO2 before LDO1) without external logic or timers - critical for SoC boot integrity. |
| 2.25-MHz fixed-frequency PWM | Ensures predictable noise spectrum and simplifies EMI compliance testing - avoids variable-frequency jitter in RF-sensitive designs. |
| Integrated thermal shutdown | Self-protects under overload or poor heatsinking - prevents permanent damage without requiring external thermal sensors. |
| Low quiescent current (23–32 µA) | Extends battery life in standby modes - supports >1-week retention in always-on sensor nodes or real-time clocks. |
Applications
| Smartphone Application | Embedded Processor Power |
|---|---|
Use Scenario: Dual-rail power for application processor (core + I/O) in LTE smartphones with single-cell Li-ion battery. IC Role / Device Role / Timing Role: TPS650006RTET provides 1.2-V core (DC-DC), 3.3-V peripheral (LDO1), and 1.8-V memory interface (LDO2) with coordinated enable sequencing. Use Value: Eliminates three discrete regulators, reduces BOM count by 70%, and meets 3GPP radiated emission limits via SSC. |
Use Scenario: Powering ARM Cortex-M7 MCU with external SDRAM and USB transceiver in industrial gateway. IC Role / Device Role / Timing Role: TPS650006RTET delivers tightly regulated 1.2-V core, 3.3-V USB PHY, and 1.8-V SDRAM I/O - all synchronized via PG signal for safe reset assertion. Use Value: Enables deterministic boot sequence, reduces layout area by 45%, and maintains <±1.5% output accuracy across –40°C to 85°C. |
| Point-of-Load Regulation | Portable Media Player |
Use Scenario: Local voltage conversion near FPGA I/O banks in portable test equipment with mixed-voltage peripherals. IC Role / Device Role / Timing Role: TPS650006RTET acts as dedicated PoL regulator - DC-DC powers 1.2-V transceiver, LDOs supply 3.3-V and 1.8-V logic rails with independent fault reporting. Use Value: Achieves <10 mVpp ripple at 2.25 MHz, avoids cross-talk between high-speed data lanes, and supports hot-swap capability via enable control. |
Use Scenario: Audio/video subsystem in HD portable media player using flash storage, LCD driver, and stereo DAC. IC Role / Device Role / Timing Role: TPS650006RTET powers 3.3-V LCD bias, 1.8-V NAND flash I/O, and 1.2-V video decoder core - all from single 3.7-V battery source. Use Value: Delivers >85% efficiency at 200-mA load, extends playback time by 18 minutes per charge, and suppresses audible switching noise via SSC. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS650001RTET | Fixed 1.2-V DC-DC output, LDO1 = 3.3 V, LDO2 = 1.8 V - identical pinout and package but no SVS or RST functionality. | No supply voltage supervisor; unsuitable for systems requiring manual reset or adjustable reset threshold. | Select TPS650001RTET if identical regulation specs are needed without SVS - drop-in replacement for TPS650006RTET in non-supervised designs. |
| TPS650003RTET | Fixed 1.5-V DC-DC output, LDO1 = 1.8 V, LDO2 = 3.3 V - same WQFN-16 package and feature set, but swapped LDO voltages and higher DC-DC VOUT. | Supports 1.5-V core logic (e.g., certain DSPs) and inverted LDO assignment - not interchangeable without schematic revision. | Choose TPS650003RTET when 1.5-V core rail and reversed LDO assignments match target SoC requirements. |
Compared with TPS650006RTET, TPS650001RTET offers identical regulation performance and footprint but targets simpler supervision needs, while TPS650003RTET serves distinct voltage combinations - neither provides SVS, preserving design simplicity where reset monitoring is handled externally.
Availability
TPS650006RTET is available at Aetrix Electronics and suitable for smartphone power rails, embedded processor core/I/O domains, and point-of-load regulation requiring stable component supply, long-term lifecycle support, and guaranteed traceability for automotive-adjacent industrial programs.
Supply support for TPS650006RTET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 90 years of innovation in energy-efficient electronics.
The TPS65000 family was designed specifically for portable and battery-powered applications demanding high integration, small footprint, and robust thermal performance - targeting smartphones, PDAs, and handheld industrial devices.
FAQ
What is the DC-DC output voltage of TPS650006RTET?
The TPS650006RTET features a fixed 1.2-V DC-DC output voltage, set internally and verified across the full operating temperature range (–40°C to 85°C). This value is confirmed in the Device Options table of the SLVS810C datasheet and applies regardless of external feedback configuration - unlike adjustable variants such as TPS65000.
Does TPS650006RTET include a supply voltage supervisor (SVS)?
No, TPS650006RTET does not include a supply voltage supervisor. The SVS function - including RST, MR, TRST, and RSTSNS pins - is exclusive to TPS65001 and TPS650061 variants. TPS650006RTET is a 16-pin device without these pins and omits all SVS-related circuitry per the functional block diagram and pin configuration tables.
What package type and dimensions does TPS650006RTET use?
TPS650006RTET uses a 3.0 mm × 3.0 mm, 16-pin WQFN package with an exposed thermal pad (RTE package code). This is explicitly stated in the Device Information table and confirmed in the Mechanical, Packaging, and Orderable Information section of the SLVS810C datasheet - distinct from the 20-pin RUK package used by TPS65001.
Can TPS650006RTET operate with a 2.5-V input supply?
Yes, TPS650006RTET supports input voltages from 2.3 V to 6 V, making 2.5 V fully within its recommended operating range. The datasheet specifies 2.3 V as the minimum VINDCDC, and electrical characteristics (e.g., DC-DC efficiency, LDO dropout) are validated down to this level - ensuring reliable operation across single-cell Li-ion discharge profiles.
How is power sequencing managed on TPS650006RTET?
TPS650006RTET supports flexible power sequencing via three independent enable inputs: EN_DCDC, EN_LDO1, and EN_LDO2. Each is active-high and can be driven by microcontroller GPIOs, RC delays, or dedicated sequencer ICs. The PG pin provides open-drain status indicating regulation of all enabled rails - enabling safe, hardware-controlled startup and shutdown sequences.
TPS650006RTET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Handheld/Mobile Devices
- Current - Supply:
- -
- Voltage - Supply:
- 2.3V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WQFN (3x3)
TPS650006RTET FAQ
1.How can I place an order for TPS650006RTET through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS650006RTET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS650006RTET reliable?
The price and inventory of TPS650006RTET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS650006RTET is usually 5 days.
3.What payment methods are accepted for TPS650006RTET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS650006RTET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS650006RTET?
TPS650006RTET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS650006RTET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS650006RTET?
For technical support, including TPS650006RTET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS650006RTET requirements.
6.How does Aetrix verify that TPS650006RTET is sourced from the original manufacturer or authorized distributors?
All TPS650006RTET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS650006RTET meets industry standards.
7.What is the process for return or replacement of TPS650006RTET?
All TPS650006RTET units undergo pre-shipment inspection (PSI). If there is an issue with TPS650006RTET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS650006RTET part is unused and in its original packaging.
Return procedure for TPS650006RTET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS650006RTET Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
