Texas Instruments TPS65054RSMT
- Part No.:
- TPS65054RSMT
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS65054RSMT.pdf
- Description:
- IC PWR MGMT 6CH W/4 LDO 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,155
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65054RSMT from Texas Instruments is a 6-channel power-management IC integrating two 600-mA step-down converters (DCDC1 for I/O, DCDC2 for core) and four low-input-voltage LDOs (two 400-mA and two 200-mA), designed for single-cell Li-Ion/Li-Polymer systems in portable processors. It supports digital voltage selection for DCDC2 (1.05 V / 1.3 V) and all four LDOs, operates at 2.25 MHz fixed frequency, and features power-save mode with 32-μA quiescent current for both converters.
For engineers reviewing the TPS65054RSMT datasheet, TPS65054RSMT pinout, TPS65054RSMT application, or TPS65054RSMT equivalent, key selection considerations include its dual-buck + quad-LDO architecture, 2.5–6-V input range for DC-DC stages, 1.5–6.5-V LDO input support, 180° out-of-phase switching, ±1% output accuracy in PWM mode, and VQFN-32 (4 mm × 4 mm) thermal-pad package.
Technical Context
The TPS65054RSMT implements two synchronous buck converters with integrated high-side/low-side MOSFETs (rDS(on) ≤630 mΩ P-ch, ≤450 mΩ N-ch), fixed 2.25-MHz oscillator, and selectable PFM/PWM operation via MODE pin. DCDC2 output is digitally set to 1.05 V (DEFDCDC2 = high) or 1.3 V (DEFDCDC2 = low).
All four LDOs feature high PSRR (70 dB @ 10 kHz), adjustable or fixed outputs via DEFLDO[1–4] pins, dropout voltages as low as 280 mV (LDO2 @ 400 mA), and independent enable control. The device includes dedicated PGND1/PGND2, analog/digital ground separation, and thermal shutdown at 140°C with 20°C hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DC-DC Output Current | 2 × 600 mA - supports simultaneous I/O and core rail delivery without external current boosting |
| DC-DC Input Voltage Range | 2.5 V to 6 V - compatible with single Li-Ion (2.7–4.2 V) and boosted battery rails |
| LDO Output Current | 2 × 400 mA + 2 × 200 mA - powers multiple processor domains (e.g., I/O, memory, peripherals, sensors) |
| LDO Input Voltage Range | 1.5 V to 6.5 V - allows direct battery or DC-DC output supply, enabling flexible rail sequencing |
| Switching Frequency | 2.25 MHz (±10%) - enables use of compact 1.5–2.2 μH inductors and 10–22 μF ceramic output capacitors |
| Quiescent Current | 32–40 μA (both DC-DCs active, no load, PFM mode) - extends battery life in standby/sleep states |
| Output Accuracy | ±1% in PWM mode - ensures stable core/I/O voltage under dynamic load for reliable processor operation |
Pinout & Package
TPS65054RSMT uses a 32-pin VQFN package (4.00 mm × 4.00 mm) with exposed thermal pad soldered to PCB ground for thermal management. Pin count, layout, and thermal pad connection are critical for achieving rated 0.95 W power dissipation at 70°C ambient.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCDC1/2 | Primary input rail | Shared 2.5–6 V supply for both buck converters; must match VCC voltage |
| EN_DCDC1 / EN_DCDC2 | Enable control inputs | Active-high logic enables independent sequencing of I/O and core rails |
| DEFDCDC2 | DCDC2 output select | High = 1.05 V, Low = 1.3 V - sets core voltage without external resistor divider |
| EN_LDO1–EN_LDO4 | LDO enable inputs | Four independent enables allow fine-grained power domain control and sleep-state optimization |
| DEFLDO1–DEFLDO4 | LDO default voltage select | 4-bit digital input (LSB to MSB) sets output voltages for all four LDOs |
| FB_DCDC1 | DCDC1 feedback input | Connects to external resistor divider for adjustable 0.6–VIN output (e.g., 1.8 V, 3.3 V) |
| L1 / L2 | Buck switch node outputs | Drive external inductors; require low-ESR ceramic caps and careful high-current routing |
| VLDO1–VLDO4 | LDO regulated outputs | Deliver clean, low-noise power; VLDO1/VLDO2 = 400 mA, VLDO3/VLDO4 = 200 mA |
| PGND1 / PGND2 | Power ground returns | Separate grounds minimize coupling between buck stages; connect to thermal pad and system GND |
| MODE | PFM/PWM mode select | Low = automatic PFM/PWM transition; High = forced fixed-frequency PWM for noise-sensitive apps |
Key Features
| Feature | Design Value |
|---|---|
| 180° out-of-phase switching | Reduces input ripple current by ~50%, allowing smaller input capacitors and lower EMI |
| 100% duty-cycle capability | Enables ultra-low dropout operation when input voltage approaches output (e.g., 1.3 V out @ 1.4 V in) |
| Digital voltage selection (DCDC2 & LDOs) | Eliminates external resistors for factory-set or firmware-configurable outputs, saving board space |
| High PSRR LDOs (70 dB @ 10 kHz) | Rejects switching noise from DC-DC stages, ensuring clean analog/peripheral supplies |
| 32-ms push-button debounce | Hardware-based timing prevents false ON/OFF triggers during mechanical button press/release |
Applications
| Smartphone Application Processor Power | WLAN Baseband SoC Supply |
|---|---|
|
Use Scenario: Powers ARM-based application processors (e.g., OMAP™, S3C24xx) requiring separate 1.05 V core, 3.3 V I/O, and multiple peripheral LDO rails. IC Role / Device Role / Timing Role: Primary PMIC delivering sequenced, regulated power to CPU, memory interface, and peripheral subsystems. Use Value: Integrated dual-buck + quad-LDO eliminates discrete regulators and reduces BOM count by ≥6 components. |
Use Scenario: Supplies 1.3 V core, 3.3 V I/O, and 1.8 V/2.8 V analog rails to WLAN baseband ICs in handheld devices. IC Role / Device Role / Timing Role: Centralized power controller managing startup sequence, voltage scaling, and low-power state transitions. Use Value: Digital LDO voltage selection enables firmware-driven rail reconfiguration for multi-standard (802.11a/b/g/n) operation. |
| Portable Media Player System | Low-Power DSP Audio Subsystem |
|
Use Scenario: Delivers power to audio codec, display driver, NAND flash, and microcontroller in MP3/MP4 players. IC Role / Device Role / Timing Role: Multi-rail regulator with independent enables supporting dynamic power gating per subsystem. Use Value: 32-μA quiescent current in PFM mode extends playback time during idle periods between track changes. |
Use Scenario: Provides clean, low-noise 1.8 V and 3.3 V supplies to TMS320™ DSPs and associated ADCs/DACs in portable audio gear. IC Role / Device Role / Timing Role: High-PSRR LDO source isolating sensitive analog signal paths from digital switching noise. Use Value: 70 dB PSRR at 10 kHz suppresses DC-DC ripple, preserving SNR in 24-bit audio signal chains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power-management IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65050RSMT | Same 2×600-mA buck + 4-LDO architecture but with fixed LDO voltages (per Table 1); no DEFLDO pins | Suitable for cost-sensitive designs where LDO outputs are static and do not require digital configuration | Select TPS65050RSMT if LDO voltages are known at design-in and flexibility is unnecessary |
| TPS65056RSMT | DCDC1 fixed at 3.3 V (not adjustable); DCDC2 supports 1.0 V / 1.3 V; same LDO configurability | Optimized for systems needing fixed 3.3 V I/O rail and programmable core voltage (e.g., FPGA I/O banks) | Choose TPS65056RSMT when DCDC1 output is invariant and simplifies feedback network design |
Compared with TPS65050RSMT and TPS65056RSMT, the TPS65054RSMT uniquely combines externally adjustable DCDC1 (via FB_DCDC1) with digitally selectable DCDC2 (1.05 V/1.3 V) and fully programmable LDO outputs-making it optimal for designs requiring both I/O rail flexibility and core voltage agility.
Availability
TPS65054RSMT is available at Aetrix Electronics and suitable for smartphone, WLAN module, and portable media player designs requiring stable component supply, long-term lifecycle support, and full traceability for production ramp.
Supply support for TPS65054RSMT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of expertise in battery-powered system solutions.
The TPS6505x product line was engineered specifically for single-cell Li-Ion/Li-Polymer portable systems requiring highly integrated, low-quiescent-current power sequencing across processor, memory, and peripheral domains.
FAQ
What is the maximum supported input voltage for the TPS65054RSMT DC-DC converters?
The TPS65054RSMT DC-DC converters accept an input voltage range of 2.5 V to 6 V on the VINDCDC1/2 pin. This accommodates standard Li-Ion (2.7–4.2 V) and boosted battery rails. Exceeding 6 V risks permanent damage, as specified in the Absolute Maximum Ratings table.
How does the TPS65054RSMT configure its DCDC2 output voltage?
The TPS65054RSMT configures DCDC2 output voltage digitally using the DEFDCDC2 pin: logic high selects 1.05 V, logic low selects 1.3 V. This eliminates external resistor dividers and enables firmware-controlled core voltage selection during runtime or boot.
Can the TPS65054RSMT operate with only one DC-DC converter enabled?
Yes, the TPS65054RSMT supports independent enable control via EN_DCDC1 and EN_DCDC2. Either converter can be disabled while the other remains active, allowing partial power delivery-for example, powering only the I/O rail during low-power wake-up events.
What is the purpose of the MODE pin on the TPS65054RSMT?
The MODE pin on the TPS65054RSMT selects between power-save mode (PFM at light loads, PWM at heavy loads) when pulled low, and forced fixed-frequency PWM operation when pulled high-reducing output ripple and EMI sensitivity in noise-critical analog sections.
Does the TPS65054RSMT include thermal protection?
Yes, the TPS65054RSMT incorporates thermal shutdown that activates at 140°C junction temperature, with 20°C hysteresis. Once triggered, the device disables all regulators until temperature falls below 120°C, protecting against sustained overtemperature conditions.
TPS65054RSMT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Mobile/OMAP™
- Current - Supply:
- 1.25mA
- Voltage - Supply:
- 1.5V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (4x4)
TPS65054RSMT FAQ
1.How can I place an order for TPS65054RSMT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65054RSMT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65054RSMT reliable?
The price and inventory of TPS65054RSMT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65054RSMT is usually 5 days.
3.What payment methods are accepted for TPS65054RSMT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65054RSMT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65054RSMT?
TPS65054RSMT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65054RSMT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65054RSMT?
For technical support, including TPS65054RSMT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65054RSMT requirements.
6.How does Aetrix verify that TPS65054RSMT is sourced from the original manufacturer or authorized distributors?
All TPS65054RSMT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65054RSMT meets industry standards.
7.What is the process for return or replacement of TPS65054RSMT?
All TPS65054RSMT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65054RSMT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65054RSMT part is unused and in its original packaging.
Return procedure for TPS65054RSMT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65054RSMT Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

