Texas Instruments TPS65056RSMT
- Part No.:
- TPS65056RSMT
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TPS65056RSMT.pdf
- Description:
- IC PWR MGMT 6CH W/4 LDO 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,979
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65056RSMT from Texas Instruments is a 6-channel power-management IC integrating two step-down DC-DC converters (DCDC1 = 1 A, DCDC2 = 600 mA) and four low-input-voltage LDOs (two 400-mA and two 200-mA) for single-cell Li-Ion/Li-Polymer systems. It supports fixed-output DCDC1 at 3.3 V and digitally selectable DCDC2 at 1.0 V or 1.3 V via DEFDCDC2, with 2.25-MHz switching and power-save mode for portable applications including smartphones and OMAP™/TMS320™ DSP supplies.
For engineers reviewing the TPS65056RSMT datasheet, TPS65056RSMT pinout, TPS65056RSMT application, or TPS65056RSMT equivalent, key selection criteria include its dual-buck + quad-LDO architecture, digital voltage selection for both DC-DC and LDO outputs, 1.5–6.5-V LDO input range, 32-pin VQFN package with exposed thermal pad, and support for sequenced enable control across all six rails.
Technical Context
The TPS65056RSMT implements two synchronous buck converters operating at 2.25 MHz with 180° out-of-phase switching to reduce input ripple. DCDC1 delivers up to 1 A at fixed 3.3 V, while DCDC2 provides 600 mA with output set to 1.0 V or 1.3 V via the DEFDCDC2 pin-no external feedback resistors required. Both converters feature PFM/PWM mode selection via the MODE pin and enter light-load power-save mode automatically.
Four integrated LDOs accept inputs from 1.5 V to 6.5 V and support digital default voltage selection using DEFLDO1–DEFLDO4 pins. LDO1 and LDO2 deliver 400 mA each with high PSRR (>70 dB at 10 kHz); LDO3 and LDO4 supply 200 mA each. All LDOs include internal discharge resistors (350 Ω) and fast load regulation (<10 μs).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DCDC1 Output Current | 1 A - sufficient for I/O rail of application processors like OMAP™ or S3C24xx |
| DCDC2 Output Voltage | 1.0 V or 1.3 V (selectable via DEFDCDC2) - matches core voltage requirements of low-power DSPs |
| LDO1/LDO2 Output Current | 400 mA each - supports noise-sensitive analog or interface circuitry |
| LDO3/LDO4 Output Current | 200 mA each - powers auxiliary logic, sensors, or RF bias rails |
| Switching Frequency | 2.25 MHz (±10%) - enables use of compact 2.2-μH inductors and 10–22-μF ceramic output capacitors |
| Quiescent Current (Both DC-DC) | 32–40 μA in PFM mode - extends battery life in standby/sleep states |
| LDO PSRR | 70 dB at 10 kHz - suppresses switching noise from DC-DC stages feeding sensitive analog loads |
Pinout & Package
The TPS65056RSMT is housed in a 32-pin VQFN package (4.0 mm × 4.0 mm) with an exposed thermal pad connected to GND for enhanced thermal performance (RθJB = 8 °C/W). Pin functions are fully defined per TI SLVS710C Rev C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINDCDC1/2 | Main input for both DC-DC converters | Accepts 2.5–6 V; must be tied to same source as VCC for internal circuitry bias |
| EN_DCDC1 / EN_DCDC2 | Active-high enable inputs | Enable independent sequencing of I/O and core rails; no internal pull-up/down |
| DEFDCDC2 | DCDC2 output voltage select | High = 1.3 V, Low = 1.0 V - eliminates need for external resistor divider on DCDC2 |
| EN_LDO1–EN_LDO4 | Individual LDO enable inputs | Allow full software/hardware control over power-up/down sequence of all four LDOs |
| DEFLDO1–DEFLDO4 | Digital LDO voltage configuration | 4-bit bus sets default output voltages for all LDOs; no external resistors needed |
| FB_DCDC1 | Feedback input for DCDC1 | Required only if DCDC1 is configured as adjustable (not used in TPS65056's fixed 3.3-V version) |
| L1 / L2 | Switch node outputs | Connect directly to external inductors; require low-ESR ceramic output capacitors |
| PGND1 / PGND2 | Power ground returns | Separate grounds minimize coupling between DCDC1 and DCDC2 current paths |
| VINLDO1–VINLDO3/4 | LDO input supplies | Support wide 1.5–6.5-V range - can be fed from battery, DCDC outputs, or intermediate rails |
| VLDO1–VLDO4 | LDO regulated outputs | Deliver stable, low-noise voltage with <1% accuracy and fast transient response |
Key Features
| Feature | Design Value |
|---|---|
| Fixed 3.3-V DCDC1 output | Eliminates external feedback resistors and associated layout complexity for I/O rail generation |
| Digital DCDC2 voltage selection | DEFDCDC2 pin selects 1.0 V or 1.3 V without trimming components - simplifies BOM and board space |
| Four independently enabled LDOs | Enables precise power sequencing across processor subsystems (core, memory, peripherals, I/O) |
| 2.25-MHz constant-frequency PWM mode | Ensures predictable EMI profile and compatibility with fixed-frequency filtering designs |
| Integrated 32-ms push-button debounce | Reduces external component count for system ON/OFF control and reset initiation |
| Thermal shutdown with 20°C hysteresis | Protects against sustained overload or poor PCB thermal design without latch-up or manual reset |
Applications
| Smartphone Power Management | OMAP™ Application Processor Supply |
|---|---|
Use Scenario: Single-cell Li-Po powered smartphone requiring tightly regulated I/O, core, and peripheral rails with minimal footprint. IC Role / Device Role / Timing Role: Central PMIC providing sequenced 3.3-V I/O, 1.3-V core, and four auxiliary LDOs for camera, audio, display, and RF sections. Use Value: Reduces discrete component count by integrating six regulators in one 4×4-mm package with digital voltage selection and enable control. |
Use Scenario: OMAP3/4-based embedded system needing clean, sequenced power for CPU, DDR, and peripheral interfaces. IC Role / Device Role / Timing Role: Primary power controller delivering 3.3-V I/O, 1.0/1.3-V core, and configurable LDOs synchronized via EN pins. Use Value: Enables deterministic power-up timing and eliminates need for external sequencing ICs or FPGA-controlled GPIO banks. |
| Portable Media Player | TMS320™ Low-Power DSP Supply |
Use Scenario: Battery-powered media player with audio codec, NAND flash, LCD, and USB PHY requiring isolated low-noise supplies. IC Role / Device Role / Timing Role: Dual-buck + quad-LDO PMIC generating 3.3-V I/O, 1.3-V DSP core, and dedicated 1.8-V/2.8-V LDOs for analog audio and display drivers. Use Value: High PSRR LDOs suppress switching noise from DC-DC stages, preserving SNR in audio signal chain. |
Use Scenario: TMS320C55x/C674x DSP system operating from single Li-Ion cell with strict core voltage tolerance. IC Role / Device Role / Timing Role: Core power regulator supplying 1.0-V or 1.3-V DSP core with ±1% accuracy in PWM mode and fast load transient response. Use Value: Digital voltage selection allows firmware-level core voltage scaling without hardware change or resistor replacement. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-rail power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65054RSMT | Same 32-pin VQFN package; DCDC1 is externally adjustable (not fixed 3.3 V), DCDC2 outputs 1.05 V / 1.3 V | Requires external feedback resistors for DCDC1; better suited when variable I/O voltage is needed | Select TPS65054RSMT only if programmable DCDC1 output is required; TPS65056RSMT reduces BOM and layout effort for fixed 3.3-V I/O |
| TPS65051RSMT | Same package; DCDC1 = 1 A, DCDC2 = 600 mA, but both converters are externally adjustable (no fixed outputs) | Needs full resistor-divider networks for both DC-DC outputs; lacks digital voltage selection for DCDC2 | Choose TPS65051RSMT for maximum flexibility in output voltage tuning; TPS65056RSMT offers faster time-to-market for 3.3-V/1.3-V reference designs |
Compared with TPS65054RSMT and TPS65051RSMT, the TPS65056RSMT reduces design complexity by embedding fixed 3.3-V DCDC1 and digital 1.0/1.3-V DCDC2 selection-eliminating four external resistors and simplifying layout, validation, and qualification for volume production.
Availability
TPS65056RSMT is available at Aetrix Electronics and suitable for smartphone power management, OMAP™ application processor supply, portable media player design, and TMS320™ low-power DSP supply requiring stable component supply and long-term manufacturability.
Supply support for TPS65056RSMT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs for portable and industrial applications.
The TPS6505x product line was designed specifically for single-cell Li-Ion/Li-Polymer systems in space-constrained portable electronics, integrating multiple DC-DC and LDO regulators with digital configurability and robust protection features.
FAQ
What is the DCDC1 output voltage of the TPS65056RSMT?
The TPS65056RSMT has a fixed 3.3-V output for DCDC1, eliminating the need for external feedback resistors. This is confirmed in the Device Options table of the SLVS710C datasheet, which specifies "DCDC1 = 3.3 V" for the TPS65056 variant. The FB_DCDC1 pin is not used in this configuration but remains functional if reconfigured for adjustable operation.
How does the TPS65056RSMT select between 1.0 V and 1.3 V for DCDC2?
The TPS65056RSMT uses the DEFDCDC2 pin to select DCDC2 output voltage: logic high sets 1.3 V, logic low sets 1.0 V. This digital selection replaces external resistor dividers and is explicitly documented in the Pin Functions table for TPS65056 in the SLVS710C datasheet. No additional components or configuration registers are required.
Does the TPS65056RSMT support independent enable control for all six regulators?
Yes, the TPS65056RSMT provides individual active-high enable inputs for both DC-DC converters (EN_DCDC1, EN_DCDC2) and all four LDOs (EN_LDO1 through EN_LDO4). This allows full hardware- or firmware-controlled sequencing of all six power rails, as detailed in the Pin Configuration and Functions section of the SLVS710C datasheet.
What is the input voltage range supported by the LDOs in the TPS65056RSMT?
The LDOs in the TPS65056RSMT accept input voltages from 1.5 V to 6.5 V, as specified in Section 7.3 (Recommended Operating Conditions) of the SLVS710C datasheet. This wide range permits flexible sourcing-either directly from the main battery or from the outputs of the integrated DC-DC converters-without requiring intermediate regulation.
Is the TPS65056RSMT pin-compatible with other devices in the TPS6505x family?
Yes, the TPS65056RSMT shares the same 32-pin VQFN (RSM) package and pinout with TPS65050, TPS65051, TPS65054, and TPS65052 (obsolete), as confirmed in the Pin Configuration and Functions section of SLVS710C. However, functional differences exist-such as fixed vs. adjustable DCDC1-so PCB layout is compatible but firmware and external component selection must match the specific variant.
TPS65056RSMT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Mobile/OMAP™
- Current - Supply:
- 1.25mA
- Voltage - Supply:
- 1.5V ~ 6V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (4x4)
TPS65056RSMT FAQ
1.How can I place an order for TPS65056RSMT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65056RSMT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65056RSMT reliable?
The price and inventory of TPS65056RSMT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65056RSMT is usually 5 days.
3.What payment methods are accepted for TPS65056RSMT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65056RSMT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65056RSMT?
TPS65056RSMT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65056RSMT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65056RSMT?
For technical support, including TPS65056RSMT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65056RSMT requirements.
6.How does Aetrix verify that TPS65056RSMT is sourced from the original manufacturer or authorized distributors?
All TPS65056RSMT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65056RSMT meets industry standards.
7.What is the process for return or replacement of TPS65056RSMT?
All TPS65056RSMT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65056RSMT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65056RSMT part is unused and in its original packaging.
Return procedure for TPS65056RSMT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65056RSMT Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

