Texas Instruments TPS65073RSLT
- Part No.:
- TPS65073RSLT
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
TPS65073RSLT.pdf
- Description:
- IC PWR MGMT 5CH W/2 LDO 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:486
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65073RSLT from Texas Instruments is a highly integrated power management IC (PMIC) for single-cell Li-Ion/Li-Polymer battery-powered portable systems. It integrates a 2-A power path manager, linear battery charger (1.5-A max), three 2.25-MHz step-down converters (0.6 A / 0.6 A / 1.5 A), two LDOs (1.8 V / 1.8 V, 200 mA each), wLED boost driver, 10-bit ADC, and touch screen interface - all in a 48-pin VQFN (6 mm × 6 mm) package. It targets OMAP35xx-based handheld navigation and PDA applications requiring coordinated voltage sequencing and battery-aware power control.
For engineers reviewing the TPS65073RSLT datasheet, TPS65073RSLT pinout, TPS65073RSLT application, or TPS65073RSLT equivalent, this page delivers verified technical context on its dual-voltage DCDC1/DCDC2 outputs (1.2 V / 1.35 V), internal sequencing, 400-ms reset delay, integrated touch controller with four analog inputs (AD_IN1–AD_IN4), and thermal regulation via TS pin - critical for robust embedded power design.
Technical Context
The TPS65073RSLT implements an integrated power path architecture that dynamically selects between AC adapter (pin AC) and USB (pin USB) inputs while managing battery charging and system supply (SYS rail) without interruption. Its three buck converters operate at fixed 2.25 MHz with automatic PFM/PWM mode transition, supporting adjustable or fixed outputs - DCDC1 and DCDC2 are configured to 1.2 V and 1.35 V respectively for OMAP35xx core/memory rails, while DCDC3 delivers 1.8 V at up to 1.5 A for I/O peripherals.
Two LDOs provide low-noise, dynamically scalable (LDO2) 1.8-V supplies; the wLED boost converter supports two LED strings with programmable current sinks (ISINK1/ISINK2) and I²C dimming control. The device includes a 10-bit ADC with four dedicated touch-screen analog inputs (TSX1/TSX2/TSY1/TSY2), temperature sensing (TS pin), and open-drain interrupt generation (INT) tied to power events, touch detection, or button press (PB_IN).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range (VIN) | 4.3 V to 5.8 V for AC/USB input; 2.8 V to 6.3 V for DCDC inputs |
| DCDC Output Currents | DCDC1: 600 mA @ 1.2 V; DCDC2: 600 mA @ 1.35 V; DCDC3: 1.5 A @ 1.8 V |
| LDO Outputs | VLDO1 = 1.8 V, VLDO2 = 1.8 V; both support 200 mA max, 20 µA quiescent current |
| Battery Charger | Linear topology; 1.5-A max charge current; thermal regulation and safety timers included |
| Power Path Current | 2-A continuous system supply (SYS) delivery with seamless source arbitration between AC/USB/BAT |
| ADC & Touch Interface | 10-bit SAR ADC with four dedicated touch inputs (AD_IN1–AD_IN4); supports resistive touch screen controller |
| Sequencing Mode | Internal sequencing enabled; 400-ms reset delay; PB_IN/POWER_ON state machine controls startup/shutdown |
Pinout & Package
The TPS65073RSLT is housed in a thermally enhanced 48-pin VQFN package (6.00 mm × 6.00 mm, 0.4-mm pitch) with exposed thermal pad connected to PGND. Pin functions are validated per TI SLVS950I Rev. I datasheet (May 2018), with full I/O mapping confirmed for TPS65073 variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AC (Pin 10) | Power path input | Accepts external DC adapter (≥4.3 V); enables 2-A SYS rail when active and battery absent |
| USB (Pin 12) | Power path input | Accepts USB 5-V source; default 500-mA current limit; supports 100/500/800/1300-mA programmable limits |
| BAT (Pins 5,6) | Charger output | Connects directly to single-cell Li-Ion/Li-Polymer battery; requires 10-µF ceramic capacitor to GND |
| SYS (Pins 7,8) | Power path output | System supply rail (VSYS) powering DCDC1/DCDC2 inputs and other regulators; 2-A capability |
| EN_DCDC1–EN_DCDC3 (Pins 14–16) | Enable control | Active-high digital enables for each buck converter; used in internal sequencing during startup |
| AD_IN1–AD_IN4 (Pins 43–46) | Touch analog input | Dedicated x/y plate inputs for 4-wire resistive touch screen; integral to on-chip ADC and controller |
| TS (Pin 11) | Temperature sense | Connects to NTC thermistor (10-kΩ curve 2 or 100-kΩ curve 1); enables battery thermal charge regulation |
| PB_IN (Pin 25) | Power button input | Active-low enable with internal 50-kΩ pullup to AVDD6; initiates internal sequencing and state machine |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Power Path Management | Enables concurrent battery charging and system operation with automatic source selection (AC/USB/BAT) and 2-A SYS rail delivery |
| OMAP35xx-Optimized Voltage Rails | Factory-configured DCDC1 (1.2 V), DCDC2 (1.35 V), DCDC3 (1.8 V), and dual 1.8-V LDOs match OMAP35xx core, memory, and peripheral requirements |
| Internal Sequencing Logic | Eliminates need for external sequencer; ensures safe, repeatable power-up/down order of DCDCs and LDOs with 400-ms reset delay |
| Resistive Touch Screen Controller | On-die 10-bit ADC with four dedicated analog inputs (AD_IN1–AD_IN4) and built-in touch detection logic reduces BOM and layout complexity |
| Thermal & Safety Protection | Includes battery temperature monitoring (TS), thermal shutdown (150 °C), undervoltage lockout (2.8–3.25 V), and charge safety timers |
Applications
| Portable Navigation Systems | OMAP35xx-Based PDAs |
|---|---|
Use Scenario: GPS-enabled handheld navigation unit with color LCD, touch interface, and cellular connectivity. IC Role / Device Role / Timing Role: Central PMIC providing sequenced core (1.2 V), memory (1.35 V), I/O (1.8 V), and always-on (1.8 V LDO) rails; manages battery charging during vehicle docked operation. Use Value: Enables uninterrupted operation during AC-to-battery switchover and supports precise touch response via integrated ADC and TS controller. | Use Scenario: Compact PDA running Linux on OMAP3530 with SD card, camera, and backlight LEDs. IC Role / Device Role / Timing Role: Single-chip power solution delivering OMAP core voltage, DDR memory supply, peripheral I/O, and white LED backlight drive with I²C dimming. Use Value: Reduces board area by integrating wLED boost, touch controller, and ADC - eliminating discrete touch IC and LED driver components. |
| Handheld Industrial Terminals | Battery-Powered Medical Data Loggers |
Use Scenario: Ruggedized field terminal with barcode scanner, Wi-Fi, and capacitive or resistive touchscreen. IC Role / Device Role / Timing Role: Primary power manager handling dual-input (USB/AC) charging, dynamic voltage scaling for LDO2, and precise 400-ms reset timing for reliable boot. Use Value: Internal sequencing and thermal regulation ensure stable operation across wide ambient temperatures (-40 °C to +85 °C). | Use Scenario: Portable ECG or glucose monitor with low-power sleep mode, sensor biasing, and Bluetooth LE transmission. IC Role / Device Role / Timing Role: Ultra-low-quiescent-power PMIC supplying regulated rails while maintaining <12 µA shutdown current and enabling wake-on-touch via INT pin. Use Value: 20-µA LDO quiescent current and 140-µA operating IQ extend battery life in multi-week logging cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar power management IC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS650731RSLT | DCDC1/DCDC2 same (1.2 V / 1.35 V), but LDO1/LDO2 set to 1.8 V / 3.3 V instead of 1.8 V / 1.8 V; identical sequencing and pinout | Targets AM3505-based designs requiring 3.3-V I/O rail instead of dual 1.8-V rails | Select TPS650731RSLT only if 3.3-V LDO2 is required; otherwise TPS65073RSLT matches OMAP35xx reference designs exactly. |
| TPS650732RSLT | Same DCDC outputs (1.2 V / 1.35 V / 1.8 V), but LDO1/LDO2 set to 1.8 V / 3.3 V and adds factory-programmed EN_wLED threshold; identical package and pinout | Designed for AM3505 with enhanced wLED enable logic; not drop-in for TPS65073RSLT due to LDO2 voltage mismatch | Choose TPS650732RSLT only when wLED enable behavior must match AM3505-specific firmware; verify LDO2 voltage compatibility before substitution. |
Compared with TPS650731RSLT and TPS650732RSLT, the TPS65073RSLT uniquely provides matched 1.8-V outputs on both LDO1 and LDO2 - essential for OMAP35xx platforms requiring dual 1.8-V rails for memory and peripherals - while retaining identical sequencing, touch interface, and thermal protection features.
Availability
TPS65073RSLT is available at Aetrix Electronics and suitable for portable navigation systems, OMAP35xx-based PDAs, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS65073RSLT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of experience in high-reliability portable power solutions.
The TPS6507x product line was designed specifically for battery-powered OMAP™ and low-power DSP platforms, integrating charger, multiple DC/DCs, LDOs, touch control, and system monitoring into a single compact PMIC to minimize footprint and simplify power architecture.
FAQ
What is the function of the TS pin on the TPS65073RSLT?
The TS pin on the TPS65073RSLT is a dedicated temperature sense input that connects to an external NTC thermistor (10-kΩ curve 2 or 100-kΩ curve 1) to monitor battery pack temperature. This enables real-time thermal regulation of the linear battery charger - reducing or halting charge current when unsafe temperatures are detected. The TPS65073RSLT uses this signal to enforce JEITA-compliant charging profiles, ensuring safe operation across environmental conditions.
Does the TPS65073RSLT support I²C communication, and what is its role?
Yes, the TPS65073RSLT supports standard-mode I²C communication via SCLK (Pin 28) and SDAT (Pin 27). It uses I²C to configure registers controlling DCDC output voltages, wLED dimming levels, ADC settings, and power-on sequencing parameters. The interface also enables readback of status flags (e.g., charger fault, PGOOD, touch event) and real-time adjustment of LDO2 voltage for dynamic voltage scaling - critical for optimizing power in OMAP35xx-based systems.
How does the TPS65073RSLT handle power source arbitration between AC and USB inputs?
The TPS65073RSLT implements hardware-based power path management that automatically selects between AC (Pin 10) and USB (Pin 12) inputs based on presence and priority. When both are present, AC takes precedence. The device delivers up to 2 A to the SYS rail while simultaneously charging the battery at up to 1.5 A - all without interrupting system operation. Input current limits (100/500/800/1300 mA) are programmable via I²C, and overvoltage lockout protects against >5.8-V AC sources.
What is the purpose of the PB_IN and POWER_ON pins on the TPS65073RSLT?
The PB_IN (Pin 25) and POWER_ON (Pin 13) pins implement a two-stage power button interface for the TPS65073RSLT. PB_IN is an active-low input with internal 50-kΩ pullup that initiates internal sequencing and enables DCDCs/LDOs. POWER_ON is an active-high input driven by the application processor after PB_IN assertion; it sustains the ON state when PB_IN is released. This prevents accidental shutdown and enables controlled software-initiated power-down - a key feature for OMAP35xx system reliability.
Can the TPS65073RSLT drive white LEDs directly, and what are its wLED capabilities?
Yes, the TPS65073RSLT integrates a dedicated inductive wLED boost converter with two programmable current sinks (ISINK1 and ISINK2, Pins 34 and 33). It supports up to two LED strings (e.g., display backlight), delivering up to 25 mA per string. Brightness is controlled via I²C registers or PWM input on EN_wLED (Pin 47). The FB_WLED (Pin 38) feedback pin allows closed-loop output voltage regulation, and internal dimming eliminates need for external PWM generators - simplifying design for handheld displays.
TPS65073RSLT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Mobile/OMAP™
- Current - Supply:
- -
- Voltage - Supply:
- 2.8V ~ 6.3V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (6x6)
TPS65073RSLT FAQ
1.How can I place an order for TPS65073RSLT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65073RSLT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65073RSLT reliable?
The price and inventory of TPS65073RSLT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65073RSLT is usually 5 days.
3.What payment methods are accepted for TPS65073RSLT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65073RSLT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65073RSLT?
TPS65073RSLT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65073RSLT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65073RSLT?
For technical support, including TPS65073RSLT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65073RSLT requirements.
6.How does Aetrix verify that TPS65073RSLT is sourced from the original manufacturer or authorized distributors?
All TPS65073RSLT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65073RSLT meets industry standards.
7.What is the process for return or replacement of TPS65073RSLT?
All TPS65073RSLT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65073RSLT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65073RSLT part is unused and in its original packaging.
Return procedure for TPS65073RSLT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65073RSLT Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

