Texas Instruments TPS65140PWP
- Part No.:
- TPS65140PWP
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 24-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS65140PWP.pdf
- Description:
- IC LCD SUPP W/LINEAR REG24HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,412
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65140PWP from Texas Instruments is a triple-output LCD power supply IC integrating a 1.6-MHz boost converter (VO1 up to 15 V / 400 mA), regulated negative charge pump (VO2 down to –12 V / 20 mA), regulated positive charge pump (VO3 up to 30 V / 20 mA), and a 3.3-V linear regulator controller - all in a single 24-pin HTSSOP package for TFT LCD source/gate driver biasing.
For engineers reviewing the TPS65140PWP datasheet, TPS65140PWP pinout, TPS65140PWP application, or TPS65140PWP equivalent, key selection considerations include its fault-detection shutdown behavior (vs. TPS65141), 2.7–5.8 V input range, integrated soft-start and power-on sequencing, and compatibility with small 220-nF flying capacitors due to 1.6-MHz charge pump operation.
Technical Context
The TPS65140PWP implements a fixed-frequency voltage-mode PWM boost converter with virtual synchronous operation using an external Schottky diode and internal P-MOSFET (Q2) to maintain continuous conduction mode across load conditions. Its feedback architecture uses a 1.213-V internal reference and supports adjustable VO1 via FB1 with <1% typical output accuracy.
All three regulated outputs - VO1 (boost), VO2 (negative charge pump), and VO3 (positive charge pump) - feed independent error amplifiers and are monitored by a shared open-drain PG signal that asserts low if any output deviates >10% from nominal. The device includes thermal shutdown (160°C), UVLO (2.4 V), and per-rail undervoltage lockout thresholds for fault protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.8 V - supports direct connection to single-cell Li-ion or 3.3/5-V system rails without pre-regulation. |
| VO1 Output | Up to 15 V / 400 mA - main boost output powers LCD source drivers; adjustable via FB1 resistor divider. |
| VO2 Output | Down to –12 V / 20 mA - regulated negative gate drive voltage generated by external-diode-based charge pump. |
| VO3 Output | Up to 30 V / 20 mA - regulated positive gate drive voltage; supports doubler/tripler modes via C2–/MODE pin configuration. |
| VO4 Linear Controller | 3.3 V output (with external BJT) - provides logic rail for digital circuitry; ENR enables independent control. |
| Switching Frequency | 1.6 MHz (fixed) - enables use of compact 4.7-µH inductors and 220-nF flying capacitors. |
| Power Good (PG) | Open-drain output active-high when VO1, VO2, VO3 all within ±10% - provides system-level rail monitoring and sequencing handoff. |
| Fault Response | Shuts down on any output fault (TPS65140-specific) - differs from TPS65141 which lacks fault-induced shutdown. |
Pinout & Package
TPS65140PWP is housed in a 24-pin HTSSOP (PWP) package measuring 7.80 mm × 4.40 mm with exposed PowerPAD™ thermal pad connected to PGND.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB1 | Boost converter feedback input | Connects to resistor divider from VO1 to set output voltage; referenced to 1.213-V internal reference. |
| SW (pins 5,6) | Boost switch node | Drives external inductor; connects to cathode of Schottky diode and source of internal P-MOSFET Q2. |
| SUP | Supply input for charge pumps | Must be connected directly to VO1 output; powers both positive and negative charge pump stages. |
| C2–/MODE | Charge pump mode select & flying cap terminal | Grounded for voltage doubler mode; connected to flying capacitor for tripler mode. |
| DRV | External charge pump driver output | Drives gate of external MOSFET in high-current positive charge pump configurations. |
| EN | Main enable input | Logic-high enables full device operation with internal power-on sequencing (VO1 → VO2 → VO3). |
| ENR | Linear regulator controller enable | Independent control of 3.3-V LDO section; allows VO4 to remain active during main rail faults. |
| PG | System power good output | Open-drain signal pulled low if any output falls >10% out of regulation - used for host system monitoring. |
| BASE | BJT base drive output | Drives external NPN transistor (e.g., BCP68) to implement 3.3-V linear regulator with up to 500 mA output. |
| REF | Internal reference output | Stable 1.213-V reference available for external circuitry or precision feedback networks. |
Key Features
| Feature | Design Value |
|---|---|
| Virtual Synchronous Converter Technology | Maintains continuous conduction mode at light loads using internal P-MOSFET Q2 in parallel with external Schottky diode - eliminates switching-node ringing and simplifies compensation. |
| Integrated Power-On Sequencing | Automatically sequences VO1 → VO2 → VO3 with individual soft-start ramps - prevents cross-conduction and inrush in multi-rail LCD bias systems. |
| Fault Detection & Shutdown | Monitors all three outputs and shuts down entire device (except VO4) if any rail exceeds ±10% tolerance - ensures panel safety and prevents latch-up. |
| Adjustable Charge Pump Topology | C2–/MODE pin selects between voltage doubler (pin grounded) or tripler (pin connected to flying cap) - enables flexible gate drive voltage scaling for varying LCD panel requirements. |
| Thermal Protection | 160°C junction thermal shutdown with automatic recovery after cooldown - protects against sustained overload or poor PCB thermal design. |
| Low-Noise 1.6-MHz Operation | Fixed-frequency switching minimizes EMI and avoids audible noise; enables use of miniature passive components without compromising transient response. |
Applications
| TFT LCD Notebook Displays | TFT LCD Monitor Panels |
|---|---|
|
Use Scenario: Powering source drivers (VO1), positive/negative gate drivers (VO3/VO2), and digital logic (VO4) in 13–17-inch notebook LCD modules. IC Role / Device Role / Timing Role: Single-chip triple-output bias generator providing synchronized, sequenced, and fault-monitored voltages for full-panel TFT driving. Use Value: Reduces BOM count by replacing discrete DC/DC + charge pump + LDO solutions; enables compact layout with minimal external components. |
Use Scenario: Generating gate drive voltages (±12 V) and source drive voltage (12–15 V) for 21–27-inch desktop monitor LCD panels powered from 5-V or 12-V supplies. IC Role / Device Role / Timing Role: Centralized LCD power management IC delivering regulated, temperature-compensated bias rails with system-level PG signaling. Use Value: Ensures reliable startup and fault containment - critical for commercial displays where uncontrolled gate voltage drift can cause image retention or burn-in. |
| Portable DVD Players | Automotive Infotainment Displays |
|
Use Scenario: Supplying dual-polarity gate drivers and source voltage for 7–10-inch resistive/touch-enabled LCDs in battery-powered portable media players. IC Role / Device Role / Timing Role: Efficient multi-output power IC supporting wide-input (2.7–5.8 V) operation from single Li-ion cell with low quiescent current (0.9 mA). Use Value: Extends battery life while maintaining stable panel bias under dynamic load changes during video playback and menu navigation. |
Use Scenario: Providing robust, thermally managed LCD bias in car navigation systems exposed to –40°C to +85°C ambient and load dump transients. IC Role / Device Role / Timing Role: Automotive-grade power solution with thermal shutdown, UVLO, and fault shutdown - meets AEC-Q100 stress requirements for display subsystems. Use Value: Prevents display malfunction during cold cranking or hot-soak conditions; PG signal integrates cleanly with vehicle MCU watchdog timers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD bias supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65141PWP | No fault-induced shutdown - continues operating even if VO1/VO2/VO3 go out of regulation; identical pinout and electrical specs otherwise. | Suitable for systems requiring uninterrupted VO4 (3.3 V) during transient rail faults, but lacks safety-critical shutdown behavior. | Select TPS65141PWP only when continuous logic rail availability outweighs panel protection requirements. |
| TPS65145PWP | Lower 1.37-A main switch current limit (vs. 2.3 A in TPS65140); optimized for lower-power panels with reduced VO1 current demand. | Better suited for smaller LCDs (<10") or designs prioritizing smaller inductor size over peak output capability. | Choose TPS65145PWP when VO1 load is ≤250 mA and board space constraints favor 3.3-µH inductors. |
Compared with TPS65141PWP and TPS65145PWP, the TPS65140PWP uniquely combines full fault detection shutdown, highest switch current rating (2.3 A), and guaranteed ±10% PG monitoring - making it the preferred choice for safety-critical, high-reliability TFT LCD applications.
Availability
TPS65140PWP is available at Aetrix Electronics and suitable for TFT LCD notebook displays, automotive infotainment systems, and industrial HMI panels requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TPS65140PWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing analog and embedded processing chips for industrial, automotive, and consumer applications.
The TPS6514x product line was developed specifically to consolidate multiple power rails required by TFT LCD panels into a single IC - reducing solution size, improving reliability, and simplifying design for display manufacturers.
FAQ
What is the maximum output current capability of the TPS65140PWP's main boost converter (VO1)?
The TPS65140PWP's main boost converter delivers up to 400 mA at VO1. This is supported by its 2.3-A typical switch current limit and internal N-MOSFET with 290-mΩ rDS(on) at 10 V output. Performance depends on input voltage, inductor value (recommended 4.7 µH), and thermal management - derating applies above 85°C ambient.
Does the TPS65140PWP support both voltage doubler and tripler configurations for the positive charge pump (VO3)?
Yes, the TPS65140PWP supports both configurations via the C2–/MODE pin. When grounded, it operates as a voltage doubler; when connected to a flying capacitor, it functions as a voltage tripler. This flexibility allows VO3 to scale from ~2×VO1 to ~3×VO1 - essential for matching diverse TFT panel gate voltage requirements.
How does the TPS65140PWP differ from the TPS65141PWP in fault handling?
The TPS65140PWP enters full shutdown if any output (VO1, VO2, or VO3) falls outside ±10% of its nominal value, while the TPS65141PWP continues operating without shutdown. This makes the TPS65140PWP appropriate for safety-critical displays where rail integrity must be enforced, whereas TPS65141PWP suits applications needing uninterrupted VO4 during transient faults.
Can the TPS65140PWP's 3.3-V linear regulator controller (VO4) operate independently of the other outputs?
Yes, the TPS65140PWP's VO4 linear regulator controller operates independently via the ENR pin. It remains active even when the main boost converter or charge pumps are disabled or in fault-induced shutdown - enabling continuous digital logic power for microcontrollers or timing circuits during panel power faults.
What thermal management features does the TPS65140PWP include?
The TPS65140PWP incorporates junction thermal shutdown at 160°C, a PowerPAD™ thermal pad tied to PGND for enhanced heat dissipation, and thermal metrics including RθJA = 37.2°C/W (HTSSOP). Proper PCB copper pour under the PowerPAD and connection to multiple PGND vias are required to sustain full 400-mA VO1 output at 85°C ambient.
TPS65140PWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Applications:
- LCD Monitor, Notebook Display
- Current - Supply:
- 700µA
- Voltage - Supply:
- 2.7V ~ 5.8V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-HTSSOP
TPS65140PWP FAQ
1.How can I place an order for TPS65140PWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65140PWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65140PWP reliable?
The price and inventory of TPS65140PWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65140PWP is usually 5 days.
3.What payment methods are accepted for TPS65140PWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65140PWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65140PWP?
TPS65140PWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65140PWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65140PWP?
For technical support, including TPS65140PWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65140PWP requirements.
6.How does Aetrix verify that TPS65140PWP is sourced from the original manufacturer or authorized distributors?
All TPS65140PWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65140PWP meets industry standards.
7.What is the process for return or replacement of TPS65140PWP?
All TPS65140PWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS65140PWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65140PWP part is unused and in its original packaging.
Return procedure for TPS65140PWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65140PWP Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
