My Inquiry
My Account
Texas Instruments TPS65140RGER
- Part No.:
- TPS65140RGER
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 24-VFQFN Exposed Pad
- Datasheet:
-
TPS65140RGER.pdf
- Description:
- IC LCD SUPPLY TFT QUAD 24-VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,033
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65140RGER from Texas Instruments is a triple-output LCD power supply IC integrating a 1.6-MHz boost converter (VO1 up to 15 V / 400 mA), regulated negative charge pump (VO2 down to –12 V / 20 mA), regulated positive charge pump (VO3 up to 30 V / 20 mA), and a 3.3-V linear regulator controller (VO4) - all in a single 24-pin VQFN package. It delivers precise, sequenced bias rails for TFT LCD source/gate drivers in portable displays.
For engineers reviewing the TPS65140RGER datasheet, TPS65140RGER pinout, TPS65140RGER application, or TPS65140RGER equivalent, this device supports critical timing-critical power sequencing, fault detection across all three main outputs, and system-level power good signaling - essential for notebook, monitor, and automotive display designs requiring stable multi-rail generation from a single 2.7–5.8-V input.
Technical Context
The TPS65140RGER implements a fixed-frequency (1.6 MHz) voltage-mode boost converter with virtual synchronous operation using an integrated P-MOSFET (rDS(on) = 9–22 Ω) and external Schottky diode, enabling continuous conduction mode across full load range. Its feedback architecture uses a 1.213-V internal reference and 1.146-V regulation threshold at FB1 for VO1.
It integrates independent control loops for VO2 (negative charge pump with MODE-selectable doubler/tripler topology) and VO3 (positive charge pump with four internal switches), both referenced to the same SUP rail (tied to VO1). The PG output asserts high only when VO1, VO2, and VO3 are simultaneously within ±10% of nominal - with automatic shutdown on any fault (TPS65140-specific behavior).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7 V to 5.8 V - supports direct operation from single-cell Li-ion or 5-V USB/DC-DC sources without pre-regulation. |
| VO1 Boost Output | Up to 15 V / 400 mA - supplies TFT source driver with <1% typical output voltage accuracy and 0.2%/A load regulation. |
| VO2 Negative Output | Down to –12 V / 20 mA - regulated via external Schottky diodes and C2–/MODE pin configuration for gate drive inversion. |
| VO3 Positive Output | Up to 30 V / 20 mA - fully integrated charge pump with selectable doubler/tripler mode and 0.05%/mA load regulation. |
| VO4 Linear Regulator | 3.3 V / 500 mA - controller (not LDO) driving external BJT/MOSFET; achieves 3.2–3.4 V output with 0.064%/A load regulation. |
| Switching Frequency | 1.6 MHz (±26%) - enables use of compact 4.7-µH inductor and 220-nF flying capacitors, minimizing board area. |
| Power Good Threshold | ±10% window on VO1, VO2, VO3 - open-drain PG pin signals system readiness only when all three rails are simultaneously in regulation. |
Pinout & Package
TPS65140RGER is housed in a 4.0 mm × 4.0 mm, 24-pin VQFN PowerPAD™ package with exposed thermal die connected to PGND. Pin functions are validated per TI SLVS497F Rev F (June 2016) datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (Pin 7) | Main input supply | Accepts 2.7–5.8 V; feeds internal regulators and enables UVLO (2.4 V threshold). |
| EN (Pin 3) | Global enable input | Active-high logic control; initiates full power-on sequencing (VO1 → VO2 → VO3) with internal soft-start. |
| ENR (Pin 2) | Linear regulator enable | Independent control of VO4; allows 3.3-V rail to operate even if main outputs are fault-shutdown. |
| FB1 (Pin 4) | VO1 feedback input | Connects to resistor divider from VO1; regulates to 1.146 V reference for ±1% output accuracy. |
| PG (Pin 13) | System power good output | Open-drain signal asserting high only when VO1, VO2, VO3 all meet ±10% tolerance - critical for system boot validation. |
| SUP (Pin 12) | Charge pump supply input | Must be tied directly to VO1; powers both VO2 and VO3 charge pumps - no external bypass recommended. |
| C2–/MODE (Pin 18) | Charge pump mode select | Ground for voltage doubler; connect flying capacitor for tripler - determines VO3 gain (2× or 3× VO1). |
| BASE (Pin 6) | External transistor drive | Drives base/emitter of external BJT (e.g., BCP68) for VO4 3.3-V linear regulator - not an integrated LDO. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated triple-output architecture | Combines boost, negative/positive charge pumps, and linear regulator controller - eliminates need for 4+ discrete DC/DC stages in TFT LCD bias design. |
| Fault-detection shutdown | TPS65140RGER enters full shutdown if VO1, VO2, or VO3 falls outside ±10%; enables robust panel protection in automotive/industrial displays. |
| Internal soft-start sequencing | Three-step current limit ramp (2/5 → 3/5 → full) over ~3 ms per stage - prevents inrush-induced input droop and output overshoot during startup. |
| Virtual synchronous converter | Uses integrated P-MOSFET (Q2) parallel with external Schottky to sustain CCM at light loads - improves transient response vs. standard diode-based boost. |
| Thermal shutdown protection | Triggers at 160°C junction temperature; device resumes operation after EN toggle or VIN cycle - prevents permanent damage under overload or poor heatsinking. |
Applications
| TFT Notebook LCD Bias Supply | Automotive Infotainment Display |
|---|---|
|
Use Scenario: Powering source and gate drivers in 10–15.6-inch notebook LCD panels with 5-V system rail. IC Role / Device Role / Timing Role: Generates VO1 (12–15 V), VO2 (–10 V), VO3 (24–30 V), and VO4 (3.3 V) with strict power-on sequence and PG confirmation before GPU initialization. Use Value: Reduces bill-of-materials by consolidating four power rails into one IC; eliminates discrete sequencing IC and external fault monitoring circuitry. |
Use Scenario: Driving TFT displays in car navigation systems operating across –40°C to +85°C ambient. IC Role / Device Role / Timing Role: Delivers regulated, temperature-stable bias voltages with fault shutdown to prevent LCD latch-up during cold cranking or load dump events. Use Value: Built-in thermal shutdown (160°C) and ±10% PG window ensure fail-safe operation without external supervision - meets AEC-Q100 functional safety expectations. |
| Industrial Panel PC Display | Portable DVD Player Display |
|
Use Scenario: Providing bias for ruggedized 7–10 inch industrial displays with extended lifetime requirements. IC Role / Device Role / Timing Role: Supplies VO1/VO2/VO3 with low-noise 1.6-MHz switching and independent ENR control for always-on 3.3-V logic rail during sleep mode. Use Value: VQFN package with PowerPAD enables efficient thermal dissipation in sealed enclosures; 24-pin layout simplifies routing of high-voltage gate drive traces. |
Use Scenario: Powering small-form-factor color LCDs in battery-powered DVD players with tight space constraints. IC Role / Device Role / Timing Role: Generates all required LCD voltages from single Li-ion cell (2.7–4.2 V) while maintaining low quiescent current (0.9 mA typical). Use Value: High-frequency operation allows miniature 4.7-µH inductor and 220-nF flying caps - reduces total solution size by >30% vs. 500-kHz alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD bias supply applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65141RGER | No fault-detection shutdown - continues operating if VO1/VO2/VO3 go out-of-regulation; identical pinout, package, and electrical specs otherwise. | Suitable for cost-sensitive consumer displays where fault recovery is handled externally; lacks safety-critical shutdown behavior. | Select TPS65141RGER only when system-level fault management exists - not a drop-in replacement for TPS65140RGER in safety-critical designs. |
| TPS65145RGER | Lower switch current limit (1.37 A vs. 2.3 A); optimized for lower-power panels requiring smaller inductors and reduced thermal load. | Better suited for 7–9 inch displays with lower gate/source drive current demands; VO1 max output current reduced to ~250 mA. | Choose TPS65145RGER when VO1 load is ≤250 mA and board space/thermal budget is constrained - requires revalidation of inductor selection. |
Compared with TPS65141RGER and TPS65145RGER, the TPS65140RGER uniquely provides fault-triggered shutdown across all three outputs - making it the only choice for applications demanding autonomous protection against panel latch-up or overvoltage conditions without external supervision.
Availability
TPS65140RGER is available at Aetrix Electronics and suitable for TFT LCD bias supply, automotive infotainment display power, and industrial panel PC applications requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS65140RGER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies - serving industrial, automotive, and consumer markets with high-reliability components.
The TPS6514x product line was designed specifically to integrate all essential bias rails for TFT LCD displays into a single IC, reducing system complexity and improving reliability in space-constrained portable and automotive display applications.
FAQ
What is the maximum output current capability of the VO1 boost converter in TPS65140RGER?
The TPS65140RGER VO1 boost converter delivers up to 400 mA at its rated output voltage (up to 15 V), supported by a 2.3-A typical switch current limit and optimized for use with a 4.7-µH inductor. This output powers both the LCD source driver and serves as the SUP rail for the charge pumps.
Does TPS65140RGER include integrated MOSFETs for all conversion stages?
The TPS65140RGER integrates an N-MOSFET (Q1) and P-MOSFET (Q2) for the main boost converter, plus multiple P/N-channel switches for the VO2 and VO3 charge pumps. However, it does not integrate the pass transistor for the VO4 3.3-V linear regulator - that requires an external BJT or MOSFET driven by the BASE pin.
How does the power good (PG) signal behave during fault conditions in TPS65140RGER?
In the TPS65140RGER, the open-drain PG pin goes low immediately when any of VO1, VO2, or VO3 falls outside its ±10% regulation window - and the device simultaneously enters full shutdown. This dual-action behavior distinguishes it from TPS65141RGER, which maintains operation despite PG deassertion.
Can TPS65140RGER operate from a 3.3-V input supply?
Yes - the TPS65140RGER supports input voltages from 2.7 V to 5.8 V, including 3.3-V rails. At 3.3 V input, it can generate VO1 up to 15 V (4.5× boost ratio), VO2 down to –12 V, and VO3 up to 30 V (9× gain), provided external components (inductor, flying caps) are selected per TI's design guidelines.
What is the purpose of the C2–/MODE pin on TPS65140RGER?
The C2–/MODE pin on TPS65140RGER selects charge pump topology: connecting it to GND configures VO3 as a voltage doubler (2× VO1); connecting a flying capacitor configures it as a tripler (3× VO1). This pin directly controls gain mode and must not be left floating.
TPS65140RGER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 24-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- LCD Monitor, Notebook Display
- Current - Supply:
- 700µA
- Voltage - Supply:
- 2.7V ~ 5.8V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-VQFN (4x4)
TPS65140RGER FAQ
1.How can I place an order for TPS65140RGER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65140RGER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65140RGER reliable?
The price and inventory of TPS65140RGER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65140RGER is usually 5 days.
3.What payment methods are accepted for TPS65140RGER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65140RGER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65140RGER?
TPS65140RGER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65140RGER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65140RGER?
For technical support, including TPS65140RGER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65140RGER requirements.
6.How does Aetrix verify that TPS65140RGER is sourced from the original manufacturer or authorized distributors?
All TPS65140RGER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65140RGER meets industry standards.
7.What is the process for return or replacement of TPS65140RGER?
All TPS65140RGER units undergo pre-shipment inspection (PSI). If there is an issue with TPS65140RGER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65140RGER part is unused and in its original packaging.
Return procedure for TPS65140RGER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65140RGER Tags
-
TPS2511DGNR
Texas Instruments
-
UTC2000/MG
Microchip Technology
-
TUSB320HAIRWBR
Texas Instruments
-
TPS61252DSGR
Texas Instruments
-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments
-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments
-
STUSB1600AQTR
STMicroelectronics
-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments
-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
