Texas Instruments TPS65167ARHAR
- Part No.:
- TPS65167ARHAR
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- -
- Datasheet:
-
TPS65167ARHAR.pdf
- Description:
- TPS65167A 4-CH LCD BIAS W/ FULLY
- Quantity:
- Payment:

- Shipping:

Inventory:59,625
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65167ARHAR from Texas Instruments is a highly integrated LCD bias power management IC for large-size TFT-LCD TV and monitor panels. It delivers five regulated rails - Vs (15 V/1.7 A), VGH (30 V/50 mA), VGL (–5 V/150 mA), Vlogic (3.3 V/2.5 A), and Vaux (1.8 V/500 mA) - from a 6–14 V input, incorporating boost, buck, dual charge pumps, LDO controller, gate voltage shaping, and temperature sensing in a single 40-pin QFN package.
For engineers reviewing the TPS65167ARHAR datasheet, TPS65167ARHAR pinout, TPS65167ARHAR application, or TPS65167ARHAR equivalent, this device serves as a compact, sequenced, high-voltage bias supply with built-in safety features including overvoltage protection (Vs up to 21 V), short-circuit recovery, thermal shutdown, and adjustable high-voltage stress test mode for panel validation.
Technical Context
The TPS65167ARHAR integrates a fixed-frequency 750 kHz PWM boost converter (Vs) with 3.5-A switch current limit and overvoltage protection, a 2.5-A step-down converter (Vlogic) with adjustable or fixed 3.3-V output, and two independent charge pump stages: a positive pump (POUT → VGH) operating in auto-switching doubler/tripler mode and a negative pump (DRVN → VGL) with 150-mA capability. All regulators feature internal soft-start and feedback-based regulation using a common 1.213-V reference.
It includes a dedicated gate voltage shaping block controlled via CTRL/GDLY pins, enabling programmable VGH slew rate and timing for TFT gate driver compatibility; a temperature sensor (TEMP) with ±6°C accuracy and 5.7 mV/°C coefficient; and HVS-enabled high-voltage stress test for Vs and VGH (TPS65167 variant). The device uses external compensation (COMP), supports adjustable sequencing via EN/GDLY capacitors, and incorporates multiple independent ground domains (PGND, GND, AGND).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 6 V to 14 V - compatible with standard 12-V LCD panel supply rails without pre-regulation |
| Vs Output | 15 V / 1.7 A - main source rail for TFT source drivers; supports up to 19 V with adjustable feedback |
| VGH Output | 30 V / 50 mA - gate-on voltage for large-panel TFTs; generated by auto-switching x2/x3 charge pump |
| VGL Output | –5 V / 150 mA - gate-off voltage; regulated negative charge pump with load regulation ≤0.055%/mA |
| Vlogic Output | 3.3 V / 2.5 A - fixed logic supply for timing controller (TCON); ±2% accuracy over load/temperature |
| Switching Frequency | 750 kHz (boost), 1.5 MHz (charge pumps) - enables compact magnetics and low EMI with predictable ripple |
| Package | 40-pin QFN (6 mm × 6 mm, PowerPAD™) - thermally enhanced for high-power density in space-constrained panels |
Pinout & Package
TPS65167ARHAR is housed in a thermally enhanced 40-pin QFN package (RHA suffix) with exposed thermal die pad connected to GND. The PowerPAD™ improves thermal dissipation (RθJA = 30°C/W), supporting continuous operation at up to 1.3 W at 85°C ambient.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINB (Pin 1) | Buck converter input | Supplies 3.3-V step-down stage; separate from boost input for independent rail control |
| SWB (Pins 3–4) | Buck switch node | Connects to external inductor and Schottky diode; supports 2.5-A continuous output |
| FBB (Pin 8) | Buck feedback select | Grounding enables fixed 3.3-V output; floating enables adjustable output via resistor divider |
| REGOUT (Pin 9) | Internal 5-V regulator output | Provides bias for internal circuitry and external logic; requires 4.7-µF bypass capacitor |
| REF (Pin 10) | 1.213-V reference output | Stable reference for all feedback loops; requires 100-nF bypass to GND for noise immunity |
| DRVN (Pin 13) | Negative charge pump drive | Drives external flying capacitor network for VGL generation; supports 150-mA output |
| SUP (Pin 19) | Positive charge pump supply | Connected directly to Vs output; supplies POUT stage with low-impedance path |
| FBP (Pin 20) | Positive charge pump feedback | Regulates VGH via internal 1.214-V reference; sets output in doubler (x2) or tripler (x3) mode |
| POUT (Pin 21) | Positive charge pump output | Intermediate high-voltage rail feeding VGH switch; capable of 30 V open-circuit output |
| VGH (Pin 22) | Final gate-on voltage output | Shaped by internal high-voltage switch; supports gate voltage ramp control via CTRL/GDLY |
| DRN (Pin 23) | Gate-shaping low-side switch drain | Terminates VGH pull-down path; used with external resistor for slew-rate tuning |
| CTRL (Pin 24) | Gate voltage shaping control | Enables/disables VGH shaping; tied to REGOUT if unused |
| GDLY (Pin 25) | Gate delay timing | Capacitor-connected pin sets delay between Vs stabilization and VGH activation |
| EN (Pin 26) | Global enable | Dual-function pin: logic-enable or capacitor-delayed startup; controls Vs, VGL, and VGH |
| HVS (Pin 27) | High-voltage stress test enable | When high, activates Vs/VGH stress mode (TPS65167) or Vs-only mode (TPS65167A) |
| RHVS (Pin 28) | Stress-mode voltage set | Pulled to GND during HVS mode to configure Vs output voltage for stress testing |
| FB (Pin 29) | Boost converter feedback | Regulates Vs via 1.146-V internal reference; supports adjustable output up to 19 V |
| COMP (Pin 30) | Boost loop compensation | External RC network sets stability margin; typically 22-nF capacitor to GND |
| TEMP (Pin 31) | Temperature sensor output | Analog voltage (1.2–2.5 V) proportional to die temperature; requires 1-nF output capacitor |
| SW (Pins 34–35) | Boost switch node | Connects to external inductor and Schottky diode; handles 3.5-A peak switch current |
| GD (Pin 36) | External isolation MOSFET gate drive | Controls external high-side switch for panel power gating; sink current up to 9 µA |
| AVIN (Pin 38) | Analog input supply | Bypassed with 0.47-µF capacitor; powers internal analog blocks including reference and sensors |
| FBLDO (Pin 39) | LDO controller feedback | Regulates external PNP-based Vaux (1.8 V) using 1.213-V reference and base-sink current |
| BASE (Pin 40) | LDO PNP base drive | Sinks up to 25 mA to control external transistor; enables 500-mA Vaux with low dropout |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 5-rail LCD bias supply | Eliminates need for 4+ discrete DC/DC converters and charge pumps on panel PCB |
| Auto-switching x2/x3 positive charge pump | Delivers 30 V at 50 mA while adapting topology to load and input for optimal efficiency |
| Programmable gate voltage shaping | Enables precise VGH slew control via GDLY/CTRL to meet TFT panel timing requirements |
| High-voltage stress test mode | Validates panel robustness by forcing Vs to 30 V and VGH to 30 V simultaneously (TPS65167) |
| Multilevel protection suite | Includes Vs overvoltage lockout (20.2 V), thermal shutdown (155°C), and per-rail short-circuit recovery |
| Adjustable power-up sequencing | EN and GDLY capacitor timing ensures correct Vlogic → VGL → Vs → VGH activation order per LCD spec |
Applications
| Large-Format LCD TV Panels | LCD Monitor Power Systems |
|---|---|
|
Use Scenario: Powering 32–65 inch TFT-LCD panels requiring tightly sequenced, high-current bias rails. IC Role / Device Role / Timing Role: Central bias supply IC generating Vs, VGH, VGL, Vlogic, and Vaux with gate voltage shaping and stress-test capability. Use Value: Reduces BOM count by >12 components versus discrete solution; enables compliance with panel vendor VGH slew and hold-time specs. |
Use Scenario: Driving 15–27 inch desktop monitors with dynamic backlight dimming and fast wake-up. IC Role / Device Role / Timing Role: Single-chip power manager delivering stable 3.3-V logic, –5-V gate-off, and 30-V gate-on with <2.3-ms GDLY-programmed delay. Use Value: Achieves <100-ms full-power startup with no external sequencing IC; supports hot-plug detection via TEMP monitoring. |
| TFT-LCD Panel Validation Test Benches | Industrial Display Control Units |
|
Use Scenario: Factory test systems verifying panel reliability under accelerated voltage stress conditions. IC Role / Device Role / Timing Role: Enabling high-voltage stress test mode (HVS = high) to apply 30-V Vs and VGH simultaneously for burn-in screening. Use Value: Eliminates need for external HV generators; provides repeatable, digitally controlled stress profiles per JEDEC JESD22-A108. |
Use Scenario: Medical and kiosk displays requiring extended temperature operation and fault logging. IC Role / Device Role / Timing Role: Providing bias rails with integrated temperature sensor (±6°C accuracy) and thermal shutdown (155°C). Use Value: Enables real-time die temperature monitoring via TEMP pin for predictive maintenance and thermal derating. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD bias power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65167ARHAT | Same silicon, tape-and-reel packaging (3000 pcs/reel) vs. TPS65167ARHAR (250 pcs/reel); identical electrical specs and pinout | Optimized for high-volume automated assembly; same thermal and electrical performance | Select TPS65167ARHAT for SMT production runs; TPS65167ARHAR suits prototyping and low-volume builds |
| TPS65165ARHAR | Lower VGH capability (25 V/30 mA vs. 30 V/50 mA); no HVS stress test mode; reduced Vlogic current (1.5 A vs. 2.5 A) | Targeted at smaller panels (<24") with less demanding gate drive and sequencing requirements | Choose TPS65165ARHAR only when panel specs allow lower VGH and Vlogic margins; not drop-in for TPS65167ARHAR |
Compared with TPS65167ARHAR, the TPS65167ARHAT offers identical functionality in volume-optimized packaging, while the TPS65165ARHAR provides cost reduction at the expense of VGH headroom, stress-test capability, and logic rail current - making it unsuitable for large-panel TV applications.
Availability
TPS65167ARHAR is available at Aetrix Electronics and suitable for large-format LCD TV panels, industrial display control units, and TFT-LCD panel validation test benches requiring stable component supply, long-term lifecycle support, and guaranteed traceability.
Supply support for TPS65167ARHAR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in high-reliability power solutions.
The TPS65167 product line was designed specifically for TFT-LCD panel biasing in consumer and industrial displays, integrating multiple high-voltage rails, gate-shaping control, and stress-test functionality into a single compact package.
FAQ
What is the maximum allowable input voltage for the TPS65167ARHAR?
The absolute maximum input voltage on AVIN, VINB, and SUPN pins is 16.5 V. However, the recommended operating range is 6 V to 14 V per the datasheet. Exceeding 14 V may trigger undervoltage lockout hysteresis or reduce reliability; sustained operation above 14 V is not supported. The TPS65167ARHAR must be operated within this range to ensure proper regulation of all outputs including Vs, VGH, and VGL.
Does the TPS65167ARHAR support programmable VGH slew rate?
Yes, the TPS65167ARHAR supports programmable VGH slew rate through its gate voltage shaping block. By connecting an external capacitor between GDLY and GND, and configuring CTRL appropriately, the delay between Vs stabilization and VGH activation is set - enabling precise control of VGH rise time to meet TFT panel timing specifications. This function is confirmed in the functional block diagram and Figure 17 of the TPS65167ARHAR datasheet.
Can the TPS65167ARHAR be used for both TV and monitor panels?
Yes, the TPS65167ARHAR is explicitly qualified for both large-format LCD TV panels and LCD monitors, as stated in its "Applications" section. Its 30-V VGH output, 150-mA VGL capability, and 2.5-A Vlogic rail meet the bias requirements of 32–65 inch TVs and 15–27 inch monitors. The device's adjustable sequencing and gate-shaping features ensure compatibility across diverse panel timing architectures.
How does the high-voltage stress test mode work on the TPS65167ARHAR?
The TPS65167ARHAR enters high-voltage stress test mode when the HVS pin is pulled high. In this mode, RHVS is internally pulled to GND, configuring Vs for 30 V output, and the positive charge pump delivers 30 V to VGH - enabling simultaneous stress testing of source and gate driver circuits. This behavior is specific to the TPS65167 variant (not TPS65167A) and is documented in the "High Voltage Stress Test" section of the TPS65167ARHAR datasheet.
What thermal management considerations apply to the TPS65167ARHAR?
The TPS65167ARHAR uses a PowerPAD™-equipped 40-pin QFN package with RθJA = 30°C/W. At 85°C ambient, its maximum continuous power dissipation is 1.3 W. Proper PCB layout - including ≥200 mm² copper pour connected to the exposed thermal pad and multiple vias to inner ground planes - is essential to maintain junction temperature below 125°C. Thermal shutdown triggers at 155°C with 5°C hysteresis, protecting the TPS65167ARHAR during overload conditions.
TPS65167ARHAR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Applications:
- -
- Current - Supply:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
TPS65167ARHAR FAQ
1.How can I place an order for TPS65167ARHAR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65167ARHAR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65167ARHAR reliable?
The price and inventory of TPS65167ARHAR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65167ARHAR is usually 5 days.
3.What payment methods are accepted for TPS65167ARHAR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65167ARHAR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65167ARHAR?
TPS65167ARHAR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65167ARHAR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65167ARHAR?
For technical support, including TPS65167ARHAR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65167ARHAR requirements.
6.How does Aetrix verify that TPS65167ARHAR is sourced from the original manufacturer or authorized distributors?
All TPS65167ARHAR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65167ARHAR meets industry standards.
7.What is the process for return or replacement of TPS65167ARHAR?
All TPS65167ARHAR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65167ARHAR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65167ARHAR part is unused and in its original packaging.
Return procedure for TPS65167ARHAR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65167ARHAR Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

