Texas Instruments TPS65167RHAT
- Part No.:
- TPS65167RHAT
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 40-VFQFN Exposed Pad
- Datasheet:
-
TPS65167RHAT.pdf
- Description:
- IC LCD BIAS TFT-LCD PANEL 40VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,573
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65167RHAT from Texas Instruments is a highly integrated LCD bias power management IC for large-panel TFT-LCD TV and monitor applications. It delivers five regulated rails - Vs (15 V/1.7 A), VGH (30 V/50 mA), VGL (–5 V/150 mA), Vlogic (3.3 V/2.5 A), and Vaux (1.8 V/500 mA) - from a 6–14 V input, incorporating boost, buck, dual charge pumps, LDO controller, gate voltage shaping, and temperature sensing in a single 6 × 6 mm 40-pin QFN package.
For engineers reviewing the TPS65167RHAT datasheet, TPS65167RHAT pinout, TPS65167RHAT application, or TPS65167RHAT equivalent, this device is selected for compact, high-voltage sequencing in LCD panel power systems requiring precise gate driver rail control, thermal monitoring, and stress-test mode support.
Technical Context
The TPS65167RHAT integrates a 750 kHz fixed-frequency boost converter (Vs) with overvoltage protection up to 21 V, a 2.5-A step-down converter (Vlogic) with adjustable or fixed 3.3 V output, and independent positive/negative charge pumps operating at 1.5 MHz for VGH and VGL regulation. Its gate voltage shaping block uses an external high-voltage switch controlled via CTRL and GDLY pins to tailor VGH slew rate and timing.
It features a dedicated HVS pin enabling high-voltage stress test mode - on the TPS65167 variant (including TPS65167RHAT), both Vs and VGH outputs are elevated simultaneously - and includes internal soft-start, thermal shutdown (155 °C), short-circuit protection per rail, and a calibrated analog temperature sensor (5.7 mV/°C, ±6 °C accuracy).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 6 V to 14 V - supports standard 12-V LCD panel supply rails with 2-V headroom margin. |
| Vs Output | 15 V / 1.7 A - main source rail for TFT panel source drivers; regulated by 750 kHz boost converter with OVP at 20.2 V. |
| VGH Output | 30 V / 50 mA - gate-on voltage generated via auto-switching x2/x3 charge pump; supports large-panel gate line drive. |
| VGL Output | –5 V / 150 mA - gate-off voltage from negative charge pump driver; enables fast TFT turn-off with low leakage. |
| Vlogic Output | 3.3 V / 2.5 A - fixed-output step-down converter for timing controller (TCON) logic; includes FBB feedback for adjustability. |
| Package | 40-pin QFN (6 mm × 6 mm, PowerPAD™) - thermally enhanced for high-power density; exposed die pad tied to GND. |
| Operating Temperature | –40 °C to +85 °C ambient - qualified for consumer and industrial LCD TV/monitor environments. |
Pinout & Package
TPS65167RHAT is housed in a thermally enhanced 40-pin QFN package (RHA suffix) with an exposed PowerPAD™ die pad connected to GND. The package supports high-current routing and efficient heat dissipation in space-constrained LCD panel designs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VINB (Pin 1) | Buck converter input | Supplies power to the 3.3 V/2.5 A step-down regulator; bypassed with 0.47 µF capacitor. |
| SWB (Pins 3–4) | Buck switch node | Connects to external inductor and Schottky diode; requires low-inductance layout for EMI control. |
| FBB (Pin 8) | Buck feedback select | Grounding selects fixed 3.3 V output; resistor divider enables adjustable 1.5–5 V range. |
| REGOUT (Pin 9) | Internal 5 V regulator output | Provides bias for internal circuitry and external reference; requires 4.7 µF ceramic bypass. |
| REF (Pin 10) | 1.213 V reference output | Stable bandgap reference for all feedback loops; must be bypassed with 100 nF capacitor to GND. |
| DRVN (Pin 13) | Negative charge pump driver | Drives external flying capacitor network for VGL generation; supports –2 V to –5 V regulation. |
| SUP (Pin 19) | Positive charge pump input | Connected directly to Vs output; supplies energy for VGH charge pump stages (doubler/tripler). |
| POUT (Pin 21) | Positive charge pump output | Intermediate high-voltage rail feeding VGH gate-shaping switch; regulates up to 31 V (HVS mode). |
| VGH (Pin 22) | Final gate-on voltage output | High-impedance output shaped by external MOSFET; supports programmable rise/fall timing via GDLY. |
| DRN (Pin 23) | Gate-shaping low-side switch drain | Terminates external N-MOSFET; used with CTRL to control VGH discharge path during gate pulse tail. |
| CTRL (Pin 24) | Gate-shaping control input | Enables/disables VGH shaping block; tied to REGOUT when unused to bypass shaping function. |
| GDLY (Pin 25) | Gate delay timing capacitor | Connects to GND via capacitor to set delay between Vs stabilization and VGH activation (e.g., 10 nF = 2.3 ms). |
| EN (Pin 26) | Global enable with soft-start | Starts Vs, VGL, and POUT simultaneously; capacitor sets startup delay; pulled high to REGOUT for immediate start. |
| HVS (Pin 27) | High-voltage stress test control | When high, enables simultaneous Vs/VGH elevation for panel burn-in testing (TPS65167-specific feature). |
| RHVS (Pin 28) | HVS voltage set resistor | Pulled to GND during stress test to program elevated Vs voltage; open-circuit disables HVS mode. |
| FB (Pin 29) | Vs feedback input | Monitors Vs output via resistor divider; regulates to 1.146 V reference for 15 V nominal setting. |
| COMP (Pin 30) | Boost loop compensation | Accepts external RC network (e.g., 22 nF) to stabilize Vs regulation loop across load/temperature. |
| TEMP (Pin 31) | Analog temperature sensor | Outputs 1.2–2.5 V linearly proportional to die temperature (5.7 mV/°C); requires 1 nF output cap. |
| SW (Pins 34–35) | Boost switch node | Connects to external boost inductor and flyback diode; high dI/dt node demanding tight layout. |
| GD (Pin 36) | External isolation MOSFET gate drive | Controls high-side switch disconnecting Vs during fault; sinks 9 µA with 5 kΩ internal pull-up. |
| AVIN (Pin 38) | Analog supply input | Separate analog rail for internal references; bypassed with 0.47 µF capacitor for noise immunity. |
| FBLDO (Pin 39) | LDO controller feedback | Regulates external PNP-based Vaux (1.8 V/500 mA); reference voltage = 1.213 V ±2%. |
| BASE (Pin 40) | External PNP base drive | Sinks up to 25 mA to drive external transistor; current scales with Vaux load for stable regulation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated gate voltage shaping | Enables programmable VGH rise/fall profiles via GDLY capacitor and CTRL-controlled external MOSFET for reduced panel crosstalk. |
| High-voltage stress test mode | HVS pin activates simultaneous Vs/VGH elevation (TPS65167RHAT only) for accelerated LCD panel reliability screening. |
| Auto-mode positive charge pump | Dynamically switches between doubler (x2) and tripler (x3) modes based on load to maintain VGH regulation across 1–50 mA. |
| Thermal and fault protection | Includes thermal shutdown (155 °C), boost OVP (20.2 V), and per-rail short-circuit recovery with automatic restart cycling. |
| Multi-rail sequencing control | Adjustable EN/GDLY delays ensure correct power-up order: Vlogic → VGL → Vs/POUT → VGH, meeting TFT-LCD panel requirements. |
Applications
| Large-Format LCD TV Panels | LCD Monitor Power Systems |
|---|---|
|
Use Scenario: Powering 32–65 inch TFT-LCD panels in consumer TVs with integrated TCON and gate/source drivers. IC Role / Device Role / Timing Role: Central bias supply generating Vs, VGH, VGL, Vlogic, and Vaux with synchronized sequencing and gate-shaping control. Use Value: Eliminates discrete DC/DC and charge pump solutions, reducing BOM count by >12 components while supporting HVS burn-in testing. |
Use Scenario: Compact power solution for commercial desktop monitors requiring low EMI and thermal footprint. IC Role / Device Role / Timing Role: Single-chip source/gate bias generator with integrated thermal monitoring and soft-start for reliable cold-start operation. Use Value: Enables 6 × 6 mm PCB area reduction versus multi-IC designs; TEMP pin allows real-time die temperature logging for fanless thermal management. |
| Industrial Display Modules | TFT-LCD Panel Test Equipment |
|
Use Scenario: Ruggedized displays in medical imaging or factory HMIs operating across –40 °C to +85 °C ambient. IC Role / Device Role / Timing Role: High-reliability bias IC with extended temp rating, undervoltage lockout (5.45 V), and latch-off thermal shutdown. Use Value: Maintains stable VGH/VGL regulation under wide input variation (6–14 V), preventing display flicker or ghosting in unstable power environments. |
Use Scenario: Automated test fixtures performing accelerated life testing and electrical stress validation on LCD panels. IC Role / Device Role / Timing Role: Programmable high-voltage stress source enabling simultaneous Vs/VGH elevation via HVS pin for panel burn-in. Use Value: Replaces external HV supplies and relays; RHVS pin allows precise Vs voltage setting during stress mode without firmware changes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar LCD bias power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65167ARHAT | TPS65167A variant; HVS mode elevates Vs only (not VGH), different RHVS behavior, identical pinout and core regulation. | Used where panel burn-in requires Vs stress only - e.g., source driver validation without gate line overstress. | Select TPS65167ARHAT when VGH stress testing is unnecessary and cost optimization is prioritized (A-grade qualification). |
| TPS65165RHAT | Lower current capability: Vs = 1.2 A (vs. 1.7 A), VGH = 30 mA (vs. 50 mA), no HVS mode, 32-pin QFN package. | Targeted at smaller panels (<24") or lower-resolution monitors with reduced gate/source drive demands. | Choose TPS65165RHAT for cost-sensitive, space-constrained designs where full TPS65167RHAT performance headroom is unused. |
Compared with TPS65167ARHAT and TPS65165RHAT, the TPS65167RHAT uniquely supports simultaneous Vs/VGH high-voltage stress testing and delivers higher VGH/VGL current for large-panel reliability - critical for 4K UHD TV panel production and burn-in validation.
Availability
TPS65167RHAT is available at Aetrix Electronics and suitable for large-format LCD TV panels, industrial display modules, and TFT-LCD panel test equipment requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TPS65167RHAT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with decades of display power expertise.
The TPS65167 product line was designed specifically for high-density, multi-rail LCD panel biasing - integrating gate-shaping, stress-test modes, and thermal monitoring to replace complex discrete power trees in TV and monitor manufacturing.
FAQ
What is the maximum output current capability of the Vs rail on the TPS65167RHAT?
The TPS65167RHAT delivers up to 1.7 A continuous output current on the Vs rail (15 V nominal), supported by its integrated 750 kHz boost converter with 3.5-A peak switch current limit and thermal derating up to 85 °C ambient. This current level is validated across the full 6–14 V input range and meets typical source driver requirements for 40–65 inch LCD TV panels.
How does the gate voltage shaping function work on the TPS65167RHAT?
The TPS65167RHAT implements gate voltage shaping using the CTRL and GDLY pins to control an external high-voltage MOSFET between POUT and VGH. A capacitor on GDLY sets the delay between Vs stabilization and VGH activation, while CTRL enables/disables the shaping block. This allows programmable VGH rise/fall profiles to minimize panel crosstalk and improve image quality in large-format displays.
Does the TPS65167RHAT support high-voltage stress testing, and how is it enabled?
Yes, the TPS65167RHAT supports high-voltage stress testing for both Vs and VGH rails. It is enabled by pulling the HVS pin high, which activates internal circuitry to elevate Vs and VGH simultaneously - a feature specific to the TPS65167 (not TPS65167A). The RHVS pin is then pulled to GND to set the elevated Vs voltage, making it ideal for LCD panel burn-in validation.
What is the role of the TEMP pin on the TPS65167RHAT?
The TEMP pin on the TPS65167RHAT provides an analog voltage output (1.2–2.5 V) linearly proportional to the IC's junction temperature, with a slope of 5.7 mV/°C and ±6 °C accuracy. It drives up to 200 µA and requires a 1 nF output capacitor. This signal enables real-time thermal monitoring in fanless LCD enclosures and supports dynamic brightness throttling or fault logging in production test systems.
Can the TPS65167RHAT generate adjustable Vlogic output voltages, or is it fixed at 3.3 V?
The TPS65167RHAT supports both fixed and adjustable Vlogic outputs. When FBB is grounded, Vlogic is regulated to a precise 3.3 V ±2%. When FBB is connected to a resistor divider between Vlogic and GND, the output becomes adjustable from 1.5 V to 5 V - allowing compatibility with diverse timing controllers (TCONs) requiring non-standard logic supply voltages in custom LCD designs.
TPS65167RHAT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Applications:
- LCD TV/Monitor
- Current - Supply:
- -
- Voltage - Supply:
- 6V ~ 14V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 40-VQFN (6x6)
TPS65167RHAT FAQ
1.How can I place an order for TPS65167RHAT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65167RHAT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65167RHAT reliable?
The price and inventory of TPS65167RHAT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65167RHAT is usually 5 days.
3.What payment methods are accepted for TPS65167RHAT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65167RHAT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65167RHAT?
TPS65167RHAT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65167RHAT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65167RHAT?
For technical support, including TPS65167RHAT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65167RHAT requirements.
6.How does Aetrix verify that TPS65167RHAT is sourced from the original manufacturer or authorized distributors?
All TPS65167RHAT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65167RHAT meets industry standards.
7.What is the process for return or replacement of TPS65167RHAT?
All TPS65167RHAT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65167RHAT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65167RHAT part is unused and in its original packaging.
Return procedure for TPS65167RHAT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65167RHAT Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

