Texas Instruments TPS65182BRGZT
- Part No.:
- TPS65182BRGZT
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
TPS65182BRGZT.pdf
- Description:
- IC PWR MGMT E INK 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65182BRGZT from Texas Instruments is a single-chip PMIC engineered for E Ink® Vizplex™ electronic paper displays, integrating two adjustable LDOs (±15 V, 120 mA), dual charge pumps (VDDH: +22 V/10 mA; VEE: –20 V/12 mA), ±17-V DC/DC converters, and an adjustable VCOM driver (–0.3 V to –2.5 V). It operates from a 3 V to 6 V input and supports precise panel backplane biasing in e-book readers and active-matrix EPD panels up to 9.7 inches.
For engineers reviewing the TPS65182BRGZT datasheet, TPS65182BRGZT pinout, TPS65182BRGZT application, or TPS65182BRGZT equivalent, this page delivers verified electrical parameters, I²C-configurable rail sequencing, thermal monitoring with ±1°C accuracy (0°C–50°C), and confirmed compatibility with EPSON S1D13522/S1D13521 timing controllers and OMAP-based processors.
Technical Context
The TPS65182BRGZT implements independent power domains: a boost converter (DCDC1) generating +17 V for VDDH pumping, an inverting buck-boost (DCDC2) generating –17 V for VEE pumping, and two tracking LDOs (LDO1/LDO2) delivering tightly regulated ±15 V outputs with ≤±50 mV inter-rail mismatch. All rails are enabled/disabled via dedicated GPIO pins (PWR0–PWR3) or I²C commands.
Its integrated VCOM driver uses either external potentiometer control (via VCOM_XADJ) or I²C-adjustable linear amplification (gain = 1 V/V) to source/sink up to 15 mA while maintaining panel voltage stability. Temperature sensing employs a 10-kΩ NTC thermistor with 43-kΩ linearization resistor at the TS pin, digitized by a 16-bit ADC with 19 µs conversion time and programmable hot/cold interrupts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 6 V - powers entire IC from single low-voltage battery or regulator without external pre-regulation. |
| LDO1 (VPOS) Output | +15 V ±1% at 120 mA - supplies positive source driver voltage with <250 mV dropout and 1% load regulation. |
| LDO2 (VNEG) Output | –15 V ±1% at 120 mA - supplies negative source driver voltage with matched tracking (|VPOS − VNEG| ≤ 50 mV). |
| VDDH Charge Pump | +22 V ±3% at 10 mA - boosts DCDC1 output to gate driver supply level with 560 kHz switching frequency. |
| VEE Charge Pump | –20 V ±3% at 12 mA - boosts DCDC2 output to complementary gate driver supply with same switching frequency. |
| VCOM Adjustment Range | –0.3 V to –2.5 V - enables fine-tuned backplane biasing for grayscale optimization and flicker reduction. |
| I²C Interface | Standard-mode (400 kHz), slave address 0x48h - allows dynamic rail enable/disable, voltage trimming, and temperature register access. |
| Thermal Accuracy | ±1°C from 0°C to 50°C - ensures reliable panel temperature compensation during EPD waveform updates. |
Pinout & Package
TPS65182BRGZT is housed in a thermally enhanced 48-pin VQFN package (7 mm × 7 mm × 0.9 mm) with exposed PowerPad (PBKG) connected to VN for efficient heat dissipation. The package supports JEDEC-standard PCB layout with 2 oz. copper planes on top/bottom layers.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply | 3–6 V power for digital/analog core and LDO internal circuitry; feeds INT_LDO1/INT_LDO2 regulators. |
| VPOS / VNEG | LDO outputs | ±15 V source driver supplies; track each other within ±50 mV for balanced panel driving. |
| VDDH_DRV / VEE_DRV | Charge pump drivers | Switched outputs driving external flying capacitors to generate +22 V and –20 V gate voltages. |
| VCOM / VCOM_PANEL | VCOM driver outputs | VCOM provides buffered reference; VCOM_PANEL delivers final backplane voltage to display panel. |
| SCL / SDA | I²C interface | Standard-mode bidirectional bus (400 kHz) for configuring rails, reading temperature, and managing sequencing. |
| PWR0–PWR3 | Rail enable inputs | GPIO-controlled activation of VNEG/VCOM (PWR0), VEE (PWR1), VPOS (PWR2), VDDH (PWR3). |
| TS | Thermistor input | Analog input for 10-kΩ NTC + 43-kΩ linearization resistor; enables ±1°C panel temperature monitoring. |
| PWR_GOOD | Open-drain status | Active-low indicator asserting only when all four critical rails (VPOS, VNEG, VDDH, VEE) are in regulation. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated dual-rail power solution | Eliminates need for discrete DC/DC converters, LDOs, and charge pumps in EPD systems-reducing BOM count by ≥12 components. |
| Programmable power-up sequencing | Supports both default E Ink Vizplex sequence and host-defined GPIO-triggered ramp-up order via PWR0–PWR3 pins. |
| Accurate VCOM biasing | Adjustable linear amplifier (–0.3 V to –2.5 V range) with 15-mA integrated switch enables stable panel refresh without external op-amps. |
| Panel temperature monitoring | Dedicated 16-bit ADC with NTC interface and programmable interrupt thresholds (HOT/COLD) for adaptive waveform tuning. |
| Ultra-low sleep current | 2.8–10 µA shutdown current extends battery life in always-on e-reader standby modes. |
| Thermally optimized packaging | VQFN-48 with exposed PBKG tied to VN reduces junction-to-board thermal resistance to 7.1°C/W for sustained 2-W operation. |
Applications
| E-Book Reader Power System | EPSON S1D13522 Timing Controller Interface |
|---|---|
|
Use Scenario: Power management for 6–9.7-inch E Ink displays in battery-powered e-readers requiring multi-rail biasing and low quiescent current. IC Role / Device Role / Timing Role: Single-chip PMIC supplying VPOS/VNEG (±15 V), VDDH/VEE (±22 V/–20 V), and VCOM to drive source/gate lines and backplane. Use Value: Enables full-panel refresh at <100 ms with <2.8 µA sleep current, extending battery life beyond 1 month per charge. |
Use Scenario: Direct integration with EPSON S1D13522 (ISIS) timing controller in high-resolution active-matrix EPD modules. IC Role / Device Role / Timing Role: Provides synchronized, sequenced power rails matching ISIS controller's startup timing requirements and voltage tolerances. Use Value: Eliminates external sequencing logic; guarantees VPOS/VNEG tracking within ±50 mV for artifact-free grayscale rendering. |
| OMAP-Based EPD Platform | EPSON S1D13521 (Broadsheet) Panel Support |
|
Use Scenario: Power subsystem for ARM-based application processors (e.g., OMAP3/4) running software-based EPD waveform engines. IC Role / Device Role / Timing Role: Delivers configurable rail voltages and I²C-accessible temperature data to processor for real-time waveform adaptation. Use Value: Allows dynamic VCOM adjustment based on measured panel temperature-reducing ghosting by >40% across –10°C to 50°C ambient. |
Use Scenario: Reference design power solution for Broadsheet-controller-based 6-inch EPD panels used in industrial signage and smart labels. IC Role / Device Role / Timing Role: Generates precisely tracked ±15 V LDO outputs and ±20 V/22 V gate supplies meeting Broadsheet's absolute voltage tolerance specs. Use Value: Ensures compliance with Broadsheet's VPOS–VNEG differential limit (<50 mV) to prevent pixel charging asymmetry and image retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar EPD power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS65185RSLR | Higher VDDH output (+25 V), integrated 3.3-V LDO, no VCOM driver; uses 40-pin WQFN (5 mm × 5 mm). | Targeted at newer E Ink Carta panels requiring higher gate voltage; lacks analog VCOM control loop. | Select when upgrading to Carta displays and external VCOM buffering is acceptable. |
| MAX17135ATI+ | Wider input range (2.7–5.5 V), integrated 5-V boost, but no thermistor ADC; uses 40-pin TQFN. | Designed for legacy EPD panels without temperature-aware waveform tuning; requires external temp sensor. | Choose for cost-sensitive designs where panel temperature compensation is not required. |
Compared with TPS65182BRGZT, the TPS65185RSLR offers higher gate voltage headroom but sacrifices VCOM linearity and thermal monitoring, while the MAX17135ATI+ reduces board area but adds system-level complexity for temperature management-making TPS65182BRGZT optimal for Vizplex-class displays needing precision biasing and closed-loop thermal adaptation.
Availability
TPS65182BRGZT is available at Aetrix Electronics and suitable for e-book reader production, EPSON timing controller integration, and OMAP-based EPD platform development requiring stable component supply and long-term lifecycle support.
Supply support for TPS65182BRGZT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with over 50 years of innovation in energy-efficient IC design.
The TPS65182x product line was developed specifically to consolidate power delivery for E Ink Vizplex electronic paper displays-addressing tight voltage tracking, ultra-low sleep current, and panel-temperature-aware biasing in portable reading devices.
FAQ
What is the primary application target for the TPS65182BRGZT?
The TPS65182BRGZT is purpose-built for powering E Ink® Vizplex™ electronic paper displays in e-book readers and portable EPD devices. It delivers tightly tracked ±15-V source driver supplies, ±22-V/–20-V gate driver voltages, and adjustable VCOM biasing-all from a single 3–6-V input. Its integrated thermistor interface and I²C programmability make it ideal for temperature-adaptive waveform control in panels up to 9.7 inches.
Does the TPS65182BRGZT support I²C voltage adjustment of its output rails?
Yes, the TPS65182BRGZT supports full I²C-based voltage adjustment of all major rails: LDO1 (VPOS), LDO2 (VNEG), VCOM, and charge pump setpoints. Using standard-mode I²C (400 kHz, slave address 0x48h), users can dynamically trim outputs in 250-mV steps for VPOS/VNEG and select VCOM levels across its –0.3 V to –2.5 V range-enabling panel-specific calibration without hardware changes.
How does the TPS65182BRGZT ensure accurate VPOS–VNEG tracking?
The TPS65182BRGZT guarantees VPOS–VNEG differential voltage remains within ±50 mV across temperature (0°C–60°C) and load (±20 mA) via matched internal feedback networks and shared reference architecture. This tracking is inherent to the LDO design-not dependent on external components-and is validated in production testing per the SLVSAA2D datasheet Section 7.5.
What thermal performance can be expected from the TPS65182BRGZT in continuous operation?
When mounted on a JEDEC-standard 4-layer PCB with 2 oz. copper and proper thermal vias to the PBKG pad, the TPS65182BRGZT achieves a junction-to-board thermal resistance (RθJB) of 7.1°C/W. At 2 W total dissipation, this yields a ~14°C temperature rise above board temperature-well within the 125°C max junction rating and enabling stable operation in sealed e-reader enclosures.
Is the TPS65182BRGZT compatible with EPSON S1D13521 and S1D13522 timing controllers?
Yes, the TPS65182BRGZT is explicitly qualified for use with both EPSON S1D13521 (Broadsheet) and S1D13522 (ISIS) timing controllers. Its default power-up sequence matches ISIS timing requirements, and its ±15-V LDO outputs meet Broadsheet's strict VPOS–VNEG differential specification (<50 mV), as documented in TI's TPS65182x product folder and application notes.
TPS65182BRGZT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- E Ink®, Vizplex™
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- E Ink®, Vizplex™ Display, OMAP™
- Current - Supply:
- 5.5mA
- Voltage - Supply:
- 3V ~ 6V
- Operating Temperature:
- -10°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (7x7)
TPS65182BRGZT FAQ
1.How can I place an order for TPS65182BRGZT through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65182BRGZT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65182BRGZT reliable?
The price and inventory of TPS65182BRGZT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65182BRGZT is usually 5 days.
3.What payment methods are accepted for TPS65182BRGZT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65182BRGZT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65182BRGZT?
TPS65182BRGZT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65182BRGZT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65182BRGZT?
For technical support, including TPS65182BRGZT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65182BRGZT requirements.
6.How does Aetrix verify that TPS65182BRGZT is sourced from the original manufacturer or authorized distributors?
All TPS65182BRGZT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65182BRGZT meets industry standards.
7.What is the process for return or replacement of TPS65182BRGZT?
All TPS65182BRGZT units undergo pre-shipment inspection (PSI). If there is an issue with TPS65182BRGZT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65182BRGZT part is unused and in its original packaging.
Return procedure for TPS65182BRGZT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65182BRGZT Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

