Texas Instruments TPS65185RSLR
- Part No.:
- TPS65185RSLR
- Manufacturer:
- Texas Instruments
- Category:
- Power Management - Specialized
- Package:
- 48-VFQFN Exposed Pad
- Datasheet:
-
TPS65185RSLR.pdf
- Description:
- IC PWR MGMT E INK 48VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,060
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS65185RSLR from Texas Instruments is a highly integrated PMIC engineered specifically for E Ink® Vizplex™ electronic paper displays, delivering ±15-V LDO source driver rails (VPOS/VNEG), ±22-V/–20-V charge pump gate supplies (VDDH/VEE), and programmable 0 V to –5.11 V VCOM bias with ±1.5% accuracy - all from a single 3 V to 6 V input. It supports 9.7-inch+ panels in e-readers and dual-display tablets.
For engineers reviewing the TPS65185RSLR datasheet, TPS65185RSLR pinout, TPS65185RSLR application, or TPS65185RSLR equivalent, key selection considerations include its I²C-programmable VCOM calibration, active discharge on all rails, integrated 3.3-V load switch, and thermal management via PBKG-connected thermal pad - critical for stable EPD panel biasing and production-line VCOM auto-calibration.
Technical Context
The TPS65185RSLR integrates two high-efficiency DC-DC converters: a boost regulator (DCDC1) generating +16 V base rail for VDDH charge pump, and an inverting buck-boost (DCDC2) generating –16 V base rail for VEE charge pump. Both feed adjustable LDOs (VPOS/VNEG) with ±50 mV tracking tolerance and dedicated charge pumps delivering up to 22 V / –20 V at 15 mA.
Its VCOM driver uses 9-bit I²C control (10-mV step) with ±1.5% accuracy and supports automatic kickback voltage measurement for factory VCOM calibration storage in non-volatile memory. All output rails feature independent enable/discharge pins (e.g., VPOS_DIS, VEE_DIS) and power-good monitoring with 50-ms timeout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 6 V - enables direct battery operation from single-cell Li-ion or 3×AA configurations without pre-regulation. |
| VPOS / VNEG Output | ±15 V, 120 mA - provides matched source driver supply with ±50 mV tracking for precise E-Paper waveform symmetry. |
| VDDH / VEE Output | +22 V / –20 V, 15 mA - delivers gate driver voltages for high-resolution Vizplex panels up to 9.7 inches and larger. |
| VCOM Range & Accuracy | 0 V to –5.11 V, ±1.5% (±10 mV) - ensures accurate backplane biasing across temperature and panel variance. |
| I²C Interface | 7-bit address 0x68h, 400 kHz max - enables full rail configuration, VCOM calibration, and real-time status monitoring. |
| Thermal Package | RSL (48-pin VQFN, 6 mm × 6 mm, 0.4-mm pitch) with exposed thermal pad tied to PBKG/VN - supports >1 W continuous dissipation with proper PCB copper. |
| Quiescent Current | 130 µA in standby mode - extends battery life in always-on e-reader sleep states. |
Pinout & Package
TPS65185RSLR is housed in a 48-pin RSL VQFN package (6.00 mm × 6.00 mm, 0.4-mm pitch) with exposed thermal pad electrically connected to PBKG pin and intended to be soldered to VN (–16 V) net for optimal heat transfer.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply | 3 V–6 V power entry for internal circuitry; requires 10-µF ceramic capacitor to ground. |
| VPOS | Positive source driver rail | Adjustable +15 V LDO output (120 mA); connects directly to panel source driver ICs. |
| VNEG | Negative source driver rail | Adjustable –15 V LDO output (120 mA); tracks VPOS within ±50 mV for waveform fidelity. |
| VCOM | Panel backplane bias | Programmable 0 V to –5.11 V linear amplifier output; 4.7-µF capacitor required for stability. |
| VDDH_DRV / VEE_DRV | Charge pump drivers | Switch outputs for positive/negative gate driver charge pumps; drive external flying capacitors. |
| SCL / SDA | I²C interface | Standard bidirectional I²C bus (400 kHz) for rail configuration, VCOM calibration, and fault reporting. |
| PWRUP | Global power-enable | Active-high logic input enabling all regulated rails; must be asserted after WAKEUP. |
| TS | Temperature sensing | Analog input for 10-kΩ NTC thermistor + 43-kΩ linearization resistor; enables panel thermal compensation. |
Key Features
| Feature | Design Value |
|---|---|
| Auto VCOM Calibration | Integrated kickback voltage measurement eliminates manual calibration in production; result stored in NV memory as default power-up value. |
| Active Rail Discharge | Dedicated DIS pins (VPOS_DIS, VNEG_DIS, VEE_DIS, VDDH_DIS, VCOM_DIS) enable controlled, fast discharge of all outputs to prevent panel ghosting. |
| Integrated 3.3-V Load Switch | V3P3 output with 10-Ω RDS(on) allows system-level control of auxiliary 3.3-V rails (e.g., display controller logic) via VIN3P3 input. |
| Thermal Management | PBKG pin and thermal pad tied to VN (–16 V) provide low-impedance path for heat dissipation; RθJB = 5.1°C/W enables >1 W operation with 2-in² 2-oz copper. |
| Robust Power Sequencing | Independent PWRUP and WAKEUP pins decouple sleep/wake logic from power enable, supporting deep-sleep modes with <10 µA system current. |
Applications
| E-Reader Power Management | EPD Panel Biasing System |
|---|---|
Use Scenario: Powering 7- to 10-inch E Ink Vizplex panels in battery-operated e-readers with multi-week standby. IC Role / Device Role / Timing Role: Single-chip PMIC generating all panel bias rails (VPOS/VNEG/VCOM/VDDH/VEE) and managing wake-up sequencing. Use Value: Eliminates discrete DC-DC + LDO + charge pump solution, reducing BOM count by >12 components and PCB area by 45%. |
Use Scenario: Providing precision backplane bias for high-resolution EPD panels requiring <±10 mV VCOM stability over temperature. IC Role / Device Role / Timing Role: Programmable VCOM driver with 9-bit resolution and ±1.5% accuracy, synchronized to panel update timing via I²C. Use Value: Enables factory auto-calibration and eliminates post-assembly VCOM trimming, cutting test time by 3 minutes/unit. |
| Dual-Display Tablet Power | OMAP-Based EPD Controller |
Use Scenario: Supporting dual-panel (front/rear) E Ink displays in foldable tablets with shared battery and independent rail control. IC Role / Device Role / Timing Role: Dual-rail PMIC with independent enable/disable per output (VPOS/VNEG/VCOM per panel) and I²C-addressable register banks. Use Value: Allows staggered panel updates and independent power cycling - extending battery runtime by 22% vs. fixed-rail solutions. |
Use Scenario: Powering TI OMAP processors with integrated EPD timing controllers in industrial handheld readers. IC Role / Device Role / Timing Role: PMIC supplying VPOS/VNEG to external source drivers while synchronizing VCOM updates with OMAP's waveform engine. Use Value: Tight VPOS–VNEG tracking (±50 mV) ensures clean waveform edges, reducing image ghosting by >90% in fast-update modes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar E-Paper display power management applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS651851RSLR | Higher LDO current (200 mA vs. 120 mA), higher DCDC1 switch limit (2.5 A vs. 1.5 A), same pinout and I²C register map. | Required for panels demanding >120 mA source driver current or higher gate pulse energy. | Select TPS651851RSLR when VIN ≥3.6 V and peak panel current exceeds 120 mA; otherwise TPS65185RSLR suffices. |
| MAX17135ETJ+ | Wider input range (2.7 V–5.5 V), lower VCOM resolution (8-bit), no auto-kickback calibration, different pinout and I²C address (0x48h). | Suitable for legacy EPD designs where VCOM calibration is performed externally or manually. | Choose MAX17135ETJ+ only if migrating from existing MAX17135-based platforms; not drop-in compatible with TPS65185RSLR layout. |
Compared with TPS651851RSLR and MAX17135ETJ+, the TPS65185RSLR offers optimal balance of cost, integration, and production-ready VCOM automation - making it the preferred choice for new e-reader designs targeting ≤120 mA panel current and automated factory calibration.
Availability
TPS65185RSLR is available at Aetrix Electronics and suitable for e-reader power systems, EPD panel biasing circuits, and OMAP-based display controllers requiring stable component supply, long-term lifecycle support, and traceable sourcing for medical and industrial deployments.
Supply support for TPS65185RSLR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in low-power display power solutions.
The TPS65185 product line was designed exclusively for E Ink Vizplex electronic paper displays, integrating all necessary bias rails, VCOM control, and production-calibration features into a single compact package.
FAQ
What is the primary function of the TPS65185RSLR in an E Ink display system?
The TPS65185RSLR serves as a complete power-management IC for E Ink Vizplex panels, generating all required bias voltages: ±15-V source driver rails (VPOS/VNEG), ±22-V/–20-V gate driver supplies (VDDH/VEE), and a programmable 0 V to –5.11 V VCOM backplane voltage. Its integrated I²C interface enables full rail configuration and auto-calibration, eliminating need for external controllers or discrete regulators in TPS65185RSLR-based designs.
Does the TPS65185RSLR support automatic VCOM calibration, and how does it work?
Yes, the TPS65185RSLR supports automatic VCOM calibration via integrated kickback voltage measurement. During initialization, it measures panel-specific kickback response, computes optimal VCOM offset, and stores the value in non-volatile memory. On subsequent power-ups, TPS65185RSLR loads this calibrated value as default - removing manual trim steps and ensuring consistent image quality across production units without external test equipment.
What are the key differences between TPS65185RSLR and TPS651851RSLR?
The TPS651851RSLR upgrades LDO output current to 200 mA (vs. 120 mA in TPS65185RSLR) and increases DCDC1 switch current limit to 2.5 A (vs. 1.5 A). Both share identical pinout, I²C register map, and VCOM functionality. TPS65185RSLR remains optimal for panels drawing ≤120 mA; TPS651851RSLR is required only when higher source driver current or gate pulse energy is needed - confirmed by panel datasheet requirements before selecting TPS65185RSLR.
How does the thermal design of the TPS65185RSLR package impact system reliability?
The TPS65185RSLR's RSL package features an exposed thermal pad electrically connected to PBKG, which must be routed to the VN (–16 V) net using a short, wide copper trace. This achieves RθJB = 5.1°C/W, allowing >1 W continuous power dissipation with standard 2-oz PCB copper. Proper implementation prevents junction temperatures exceeding 125°C under full load - critical for sustained EPD refresh cycles and long-term reliability in sealed e-reader enclosures where airflow is absent.
Can the TPS65185RSLR's VCOM output be used for panels other than E Ink Vizplex?
The TPS65185RSLR's VCOM driver is optimized for E Ink Vizplex panels, with design parameters (e.g., ±1.5% accuracy, 0 V to –5.11 V range, 9-bit resolution) aligned to Vizplex's electrical specifications. While it may technically supply bias to other EPD types, its auto-kickback calibration, timing behavior, and register mapping assume Vizplex waveform protocols. For non-Vizplex panels, verify compatibility with panel manufacturer - TPS65185RSLR is not characterized or guaranteed for non-Vizplex use cases.
TPS65185RSLR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- E Ink®, Vizplex™
- Package/Case:
- 48-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- E Ink®, Vizplex™ Display, OMAP™
- Current - Supply:
- 5.5mA
- Voltage - Supply:
- 3V ~ 6V
- Operating Temperature:
- -10°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 48-VQFN (6x6)
TPS65185RSLR FAQ
1.How can I place an order for TPS65185RSLR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS65185RSLR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS65185RSLR reliable?
The price and inventory of TPS65185RSLR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS65185RSLR is usually 5 days.
3.What payment methods are accepted for TPS65185RSLR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS65185RSLR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS65185RSLR?
TPS65185RSLR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS65185RSLR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS65185RSLR?
For technical support, including TPS65185RSLR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS65185RSLR requirements.
6.How does Aetrix verify that TPS65185RSLR is sourced from the original manufacturer or authorized distributors?
All TPS65185RSLR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS65185RSLR meets industry standards.
7.What is the process for return or replacement of TPS65185RSLR?
All TPS65185RSLR units undergo pre-shipment inspection (PSI). If there is an issue with TPS65185RSLR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS65185RSLR part is unused and in its original packaging.
Return procedure for TPS65185RSLR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS65185RSLR Tags

-
TPS2511DGNR
Texas Instruments

-
UTC2000/MG
Microchip Technology

-
TUSB320HAIRWBR
Texas Instruments

-
TPS61252DSGR
Texas Instruments

-
PI5USB30216CXUAEX
Diodes Incorporated
-
SN6501DBVR
Texas Instruments

-
CYPD3177-24LQXQT
Infineon Technologies
-
SN6501QDBVRQ1
Texas Instruments

-
STUSB1600AQTR
STMicroelectronics

-
SN6505BDBVR
Texas Instruments
-
SN6501DBVT
Texas Instruments

-
TPS65150PWPR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

